MIPS Instruction Reference

R-Type:

ADD – Add (with overflow)

Description:	Adds two registers and stores the result in a register							
Operation:	6d = \$s + \$t; advance_pc (4);							
Syntax:	add \$d, \$s, \$t							
Encoding:	0000 00ss ssst tttt dddd d000 0010 0000							

ADDU -- Add unsigned (no overflow)

Description:	Adds tv	Adds two registers and stores the result in a register							
Operation:	d = s	\$d = \$s + \$t; advance_pc (4);							
Syntax:	addu \$	addu \$d, \$s, \$t							
Encoding:	0000	00ss	ssst	tttt	dddd	d000	0010	0001	

SUB -- Subtract

Description:	Subtra	Subtracts two registers and stores the result in a register						
Operation:	d =	6d = \$s - \$t; advance_pc (4);						
Syntax:	sub \$d	, \$s, \$t						
Encoding:	0000	00ss	ssst	tttt	dddd	d000	0010	0010

SUBU -- Subtract unsigned

Description:	Subtra	Subtracts two registers and stores the result in a register						
Operation:	\$d = \$:	6d = \$s - \$t; advance_pc (4);						
Syntax:	subu \$	subu \$d, \$s, \$t						
Encoding:	0000	00ss	ssst	tttt	dddd	d000	0010	0011

OR -- Bitwise or

Description:	Bitwise logical ors two registers and stores the result in a register						
Operation:	d = \$s \$t; advance_pc (4);						
Syntax:	or \$d, \$s, \$t						
Encoding:	0000 00ss ssst tttt dddd d000 0010 0101						

AND -- Bitwise and

Description:	Bitwise	Bitwise ands two registers and stores the result in a register							
Operation:	d =	6d = \$s & \$t; advance_pc (4);							
Syntax:	and \$d	, \$s, \$t							
Encoding:	0000	00ss	ssst	tttt	dddd	d000	0010	0100	

SRL -- Shift right logical

Description:	Shifts a register value right by the shift amount (shamt) and places the value in the destination register. Zeroes are hifted in.			
Operation:	\$d = \$t >> h; advance_pc (4);			
Syntax:	srl \$d, \$t, h			
Encoding:	0000 00t tttt dddd dhhh hh00 0010			

SLL -- Shift left logical

I locomption:	hifts a register value left by the shift amount listed in the instruction and places the result in a third register. Zeroes are hifted in.					
Operation:	d = \$t << h; advance_pc (4);					
Syntax:	sll \$d, \$t, h					
Encoding:	0000 00ss ssst tttt dddd dhhh hh00 0000					

SLT -- Set on less than (signed)

Description:	f \$s is less than \$t, \$d is set to one. It gets zero otherwise.								
Operation:	\$s < \$t \$d = 1; advance_pc (4); else \$d = 0; advance_pc (4);								
Syntax:	slt \$d, \$s, \$t								
Encoding:	0000 00ss ssst tttt dddd d000 0010 1010								

XOR -- Bitwise exclusive or

Description:	Exclusive ors two registers and stores the result in a register						
Operation:	d = \$s ^ \$t; advance_pc (4);						
Syntax:	xor \$d, \$s, \$t						
Encoding:	0000 00ss ssst tttt dddd d10 0110						

I-Type:

ADDI -- Add immediate (with overflow)

Description:	Adds a register and a sign-extended immediate value and stores the result in a register						
Operation:	$t = $ \$s + imm; advance_pc (4);						
Syntax:	addi \$t, \$s, imm						
Encoding:	0010 00ss ssst tttt iiii iiii iiii						

ADDIU -- Add immediate unsigned (no overflow)

Description:	Adds a register and a sign-extended immediate value and stores the result in a register					
Operation:	$t = s + imm; advance_pc (4);$					
Syntax:	addiu \$t, \$s, imm					
Encoding:	0010 01ss ssst tttt iiii iiii iiii					

ANDI -- Bitwise and immediate

Description:	Bitwise ands a register and an immediate value and stores the result in a register	
Operation:	\$t = \$s & imm; advance_pc (4);	
Syntax:	andi \$t, \$s, imm	
Encoding:	0011 00ss ssst tttt iiii iiii iiii iiii	

ORI -- Bitwise or immediate

Description:	Bitwise ors a register and an immediate value and stores the result in a register	
Operation:	\$t = \$s imm; advance_pc (4);	
Syntax:	ori \$t, \$s, imm	
Encoding:	0011 01ss ssst tttt iiii iiii iiii iiii	

LW -- Load word

Description:	A word is loaded into a register from the specified address.
Operation:	\$t = MEM[\$s + offset]; advance_pc (4);
Syntax:	lw \$t, offset(\$s)
Encoding:	1000 11ss ssst tttt iiii iiii iiii iiii

SW -- Store word

Description:	The contents of \$t is stored at the specified address.
Operation:	MEM[\$s + offset] = \$t; advance_pc (4);
Syntax:	sw \$t, offset(\$s)
Encoding:	1010 11ss ssst tttt iiii iiii iiii iiii

LUI -- Load upper immediate

Description:	The immediate value is shifted left 16 bits and stored in the register. The lower 16 bits are zeroes.	
Operation:	\$t = (imm << 16); advance_pc (4);	
Syntax:	lui \$t, imm	
Encoding:	0011 11t tttt iiii iiii iiii	

BEQ -- Branch on equal

Description:	Branches if the two registers are equal
Operation:	if \$s == \$t advance_pc (offset << 2)); else advance_pc (4);
Syntax:	beq \$s, \$t, offset
Encoding:	0001 00ss ssst tttt iiii iiii iiii iiii

BNE -- Branch on not equal

Description:	Branches if the two registers are not equal
Operation:	if \$s != \$t advance_pc (offset << 2)); else advance_pc (4);
Syntax:	bne \$s, \$t, offset

SLTI -- Set on less than immediate (signed)

Description:	If \$s is less than immediate, \$t is set to one. It gets zero otherwise.
Operation:	if \$s < imm \$t = 1; advance_pc (4); else \$t = 0; advance_pc (4);
Syntax:	slti \$t, \$s, imm
Encoding:	0010 10ss ssst tttt iiii iiii iiii iiii

SLTIU -- Set on less than immediate unsigned

Description:	If \$s is less than the unsigned immediate, \$t is set to one. It gets zero otherwise.	
Operation:	if \$s < imm \$t = 1; advance_pc (4); else \$t = 0; advance_pc (4);	
Syntax:	sltiu \$t, \$s, imm	
Encoding:	0010 11ss ssst tttt iiii iiii iiii	

XORI -- Bitwise exclusive or immediate

Description:	Bitwise exclusive ors a register and an immediate value and stores the result in a register	
Operation:	\$t = \$s ^ imm; advance_pc (4);	
Syntax:	xori \$t, \$s, imm	
Encoding:	0011 10ss ssst tttt iiii iiii iiii	

J-Type:

J -- Jump

Description:	cription: Jumps to the calculated address		
Operation:	PC = nPC; nPC = (PC & 0xf0000000) (target << 2);		
Syntax:	j target		
Encoding:	0000 10ii iiii iiii iiii iiii iiii		

JAL -- Jump and link

Description:	Jumps to the calculated address and stores the return address in \$31
Operation:	\$31 = PC + 8 (or nPC + 4); PC = nPC; nPC = (PC & 0xf0000000) (target << 2);
Syntax:	jal target
Encoding:	0000 11ii iiii iiii iiii iiii iiii

JR -- Jump register

Description:	Jump to the address contained in register \$s							
Operation:	PC = nPC; nPC = \$s;							
Syntax:	jr \$s							
Encoding:	0000	00ss	sss0	0000	0000	0000	0000	1000