

~~6/7/19
Saturday~~

classmate

Date _____
Page 1

Lecture 1

→ More Problem oriented in Gate.

[Concept + Problems]

• 3 weekends ✓

Syllabus

1st weekend

1. Process

2. CPU Scheduling Algorithms

3. Inter Process Communication

4. Concurrency

5. Process Synchronization

6. Deadlocks

7. Threads

8. Memory Management

9. Virtual Memory Management

10. File Management

I week (2M)

II Week
(2M)

III Week
(3M)

3 Week Plan

OS → 7M (avg.)

• CPU Schedul Algo → 2M (guaranteed)

• Process Sync, Concurrency → 2M (Guar)

Memory Management / Deadlocks "1+2M"

1) PROCESS

OS

- must be PC / coll.
- without it, no apps can run.
- (support L, AP, SP)
- interface b/w user & h/W.

MM

OS
P1
P2

or loaded here.

Several Partitions (with Process)

Program context

Process
(gets loaded
in MM)

e.g.: google chrome. exc → executable file (program).

process (loaded in MM)
(P1)

⇒ P2 → word doc process

- Task Manager → helps to look what process are running.

itself is a process.
TM.exe.


⇒ $\text{for } (i=0; i < 10; i++)$
 $s = s + i * 2;$

Prog: 1 mult oper.
Process: 10 mult oper.

Process → Active Entity
Program → Passive Entity

VI

* Contents of Process



Text: contains code

Data: contains global data. (GV)

→ batch growth run time

• Keep: dynamically allocated memory
(relative pointers)

Stack → function & its correspond. vla
is stored in Stack.
(paramet., return value,
local V, control link, access
link) ↗

* int a = 10, b; → text (Global data)
data

void main ()

{
int c=5;
Stack section
(: main() → func.)
}

** if static int c=5; → in data section
[Static V → data]


(LV → Stack). [Automatic Stor. Class]
↳ init. with every funct. call.
(SV → Data)

(
↳ AR pushed &
popped.
[Static Storage Class. Variables]
[as per function
call].

Date 4
Page

* Process States

⇒ 5 State Process Model



Date 5
Page

Preemptive
Scheduling

. if Process init. created → new State.
[P1, P2, ..., P10] newly created Process.
(New State).

MM

OS	CPU
P1	scheduled
.. P2 ..	
P3	

CPU assigned

↳ Partition only.


↳ {P1, P2, P3} → ready State [depending on Partitions].

- if P1 terminated → terminated S. ✓

- If I wants to perform I/O event.
 - ↳ Waiting State
- [CPU event] → 2 types of event
 - I/O event
 - Waiting for I/O device. → WS.
- After completion of event, waiting → ready.
- Till this time, CPU picks another Process (CPU's choice).
- eg: Large file $\xrightarrow{\text{into}}$ array [store]
 - i/o event : read file.
- eg: after reading, need computation.
 - ↳ CPU event.
- eg: array (updated) \longrightarrow target file
 - i/o event : write.
- * Time Out: every process has max amt of time it can spend with CPU.
 - must have a TO interrupt.
 - Running \longrightarrow ready. (after TO)

(Give chance to other processes)
∴ Threshold time \longrightarrow TO

- Process in ready / waiting state use Queue data structure.



• CPU event \longrightarrow running of CPU (execution)

* Non-preemptive Scheduling

P1 \longleftarrow CPU

P2 \longleftarrow (switch)

(In which scenario it will switch to P2).

- (i) When P1 terminates.
- (ii) When P1 is waiting for I/O event to happen.

→ (Process has no interest to switch)

1. terminated
2. wait for I/O.

* Preemptive Scheduling

4 reasons to switch from 1 process to another:

- (i) Terminates. } (Some)
- (ii) wait for I/O went }
- (iii) when P1 is timed out.

[Threshold time is finished].

(iv) P1 → WS.
CPU chooses P2.

After P1 finish event → Ready's.

Now, CPU picks P1. (leaves P2).
:[P1 → adhe finish the].

e.g. light off, read book

VI




Early Windows → Non-preemptive.

[Preemptive → CPU idle time ↓
Atg] performance ↑.
CPU utilization ↑.

→ where you are applying Scheduling :






- (i) Long term Scheduling
- (ii) Medium-term Scheduling
- (iii) Short term Scheduling.] → Swapping Concept


(iii) Short term Scheduling



[which process
to be assigned
to CPU → short
term scheduler].
(3! ways)

[out of 3! ways]
[STS picks 1 order
of execution].





* Process Central Block (PCB)

actually stored in MM.

Process States	
PC	(7)
CPU registers	
CPU scheduling info	
Memory mng. info.	
Accounting info.	
Device info & list of open files	

• stores complete info abt the process

(i) Process States

intern the state.

(List of states it has traversed)

(ii) Page Count

(iii) List of registers used by this process
CCPU register → Special reg.
General reg → Account.

[obj code → Assembly code]

(iv) CPU exec. info: WT, AT, ET, BT, RT,
TUT of Process.

(v) Mem Mng. info:

If System uses Paging technique,

LA → Phys. A

requires Page Table

(Stored in Mem. M. info).


(vi) Accounting info

[Process id, amt of real time used]

(vii) Device info

- List of resources which are held/released/required by the Process
(& list of open files)

struct PCB
` struct mem *mm;
` mem. memf.
` info is
` itself extracted
` [true pointer]
` };
` every block itself is a struct.
` format stored in OS.



{First in cell Schedul. After divider where,
the Processor will be exactly
inserted}


classmate
Date _____
Page 15

if P loaded, curr. PCB must be loaded
inside MM.

* Process Switching

- based on concept of context switching.

(Context Switch, dispatcher, dispatcher latency).



Saving the current context & loading the
context of new process

PCB

context switch.

50% CPU → then I/O → CPU.
 [context needs to be saved again & again].
 - or else, process won't be completed with

(ii) dispatcher

dispatcher & scheduler work closely
 Scheduler dispatch.

Ready running
 (STS)

Scheduler: tells which process next to be executed.

Dispatcher: main control of CPU to that process

(iii) Dispatcher latency

Time taken to exec Dispatcher Code /
 time taken to switch from 1 Process
 to another Proc.

→ main control of CPU to respective process.

* Operations on Process → Proc creation
 → Proc termination.

* OPERATIONS ON PROCESS

(i) Process Creation

1 Process can create another Process.

Parent → child.

P → C
 (creates) (newly created)

(Also known as Process Spawning)

→ fork(); Unix. (System Call)
 [child P gets created]

returns -ve value (-1) : failure.
 (due to lack of memory, something, can't
 create child P).

Successful Case. [in dev]
 → 0 to child Process.
 child id to Parent Process

* void main()

```

{
    pid_t pid;
    if (pid = fork();)
        if (pid == 0)
            // child process (exec by)
}
    up till here
    1 P. process
    p
    c
    pid:
    
```

{
 wait();
 // executed by Parent Process
 } ✓

pid = 12345 → P
 pid = 0 → C
 ↗ both blocks exec.
 ↗ by.
 ↗ (1 per procn).
 ↗ both blocks exec.
 ↗ by.
 ↗ (1 per procn).

(i) Order of exec of Parent & child:

- 1) Parent → child
- 2) child → parent.
- 3) concurrent parallel

but result will differ.

(on same system, diff order)

* To make a process wait() till other P executes & terminates,

wait()
 P. ↗
 ↗ Parent wait, till child
 gets terminated.

Date
Page 18

(iii) Wait - to resource need

→ Sharing of resources b/w P & C
(all) (common/resource)

→ Copy

→ Sharing few resources.
(not every) ✓

Linux: fork()

main() ↗ resource
eg. int a=5;

if (fork() == 0)

{
 a = a + 5;
}

else

a = a - 10; ↗ Parent.

printf("%d\n", a);
printf("%d\n", &a);

C	P	o/p
a = 10	a = -5	10 -5 a = -5 10 a = 10 a = -5 based on order

pid → separate copy
but shared virtually,
same

address of a → same value.

VI
Ques
&a → virtual / logical address same,
but physically at diff
mem locations
internal implement.

O/p
10 -5 3538 3538
-5 10 3538 3538..

Ques
void main()
{
 fork();
 printf("Hello\n");
}
copy sent to both P & C.


O/p → Hello
Hello } 2 times.

P
C
both will
execute printf(Hello).

Date _____
Page 20

Ques
void main()

{
 fork();
 fork();
 printf("Hello")
}




: 4 Prog.

∴ 4 times ✓

Ques
void main()

{
 fork();
 fork();
 fork();
 printf("Hello")
}

8 times



→ 8 process.


If no. of fork() → n

2^n times Hello will be printed

VI

```

void main()
{
    fork();
    printf("Hello");
    fork();
    fork();
    printf("Hello") ← ⑧
}
    
```




In total → 10 times.
[Hello Printed]

void main()

```

int i=1;
pid_t pid;
if(pid = fork(), i++ & i < 2)
    {
        if(pid == 0)
            {
                printf("%d", i);
            }
        else
            {
                printf("%d", i);
            }
    }
}
    
```

② 22 14



↓ Linux System
[i] wait() inside Child block, C waits,
[P] P executed ↳ {1 2 2}

Q) void main()


Call stack
int i = 1;
 \downarrow
 $\text{for}(i=0; i < 10; i++)$
{
 if ($i/2 == 0$):
 fork();
 }
}

Point.

How many child processes?

$$\Rightarrow 0, 2, 4, 6, 8$$

$$\Rightarrow 25 = 32 - 1 = 31$$



Soln
 $\{ i = 0, 2, 4, 6, 8 \}$ if cond will
 be true
 (fork() works)

$\therefore 5 \text{ fork() calls}$

$$25 = 32$$

[Total Process = 1 + Child Process]

No. of Child Process = 31

VI

Page 24

classmate

Date _____

Page 25

Q) void main()

{
 int i = 10;
 pid_t p;
 pid = fork();
 if (pid == 0)
 {
 i = i + 5;
 printf("%d\n", i);
 }
 else
 {
 i = i - 5;
 printf("%d\n", i);
 }
 printf("%d\n", i + 5);
}

O/P:

15 20

C/P


15 20 5 10

P → C

5 10 15 20


9 void main()

 {
 pid_t pid1, pid2, pid3;
 pid1 = fork();
 if (pid1 == 0)
 {
 pid2 = fork();
 if (pid2 == 0)
 {
 printf("Hello");
 /* prints Hello */
 }
 else
 {
 printf("World\n");
 }
 }
 pid3 = fork();
 printf("Hi\n");
 }



Date _____
Page 26

classmate
Date _____
Page 27



* Process Termination

- execution of process comes to end.
- Normal termination/abortion
 - ↳ aborting normally
 - ↳ normal completion
- using exit() System call
- cascaded termination
 - ↳ parent & child getting terminated together
- Parent Process terminates the child Process.
 - (if abnor., c is of no use)
 - [no longer needed by Parent]
- trying to exceed resource usage

$P_1 \rightarrow m_1$ $P_2 \rightarrow m_2$
 $\Rightarrow P_2$ wants to use m_1 / kernel resource
: Terminate.
[trying to access mem. of other process]
OS memory.
: Process terminated.

* Same Gate Qs:

Q.1 A process executes the code:


```

fork();
fork();
fork();


```

The total no. of child processes created is 7

$$\therefore 2^3 - 1 = 7. \quad \underline{\text{Total } P=8}$$



Q2: In the following Process State transition diagram, for a uniprocessor System, assume that there are always same process in the ready state



Now, consider the following statements:

S1: If a Process makes a transition D, it would result in another Process making transition A immediately.

S2: A Process P_2 in Blocked state can make transition E while another process P_1 is in Running state.

S3: The OS uses preemptive Scheduling.

S4: The OS uses Non-preemptive Scheduling.

- (a) S1 & S2
- (b) S1 & S3
- (c) S2 & S3
- (d) S2 & S4

Q3. A Process executes the following code:

```
for(i=0; i<n; i++)
    fork();
```

Total no. of child processes?

$$\Rightarrow \underline{2^n - 1}$$

Q4 consider the following code fragment

```
if(fork() == 0)
{
    a = a + 5;
    printf("%d/%d\n", a, &a);
}
else
{
    a = a - 5;
    printf("%d/%d\n", a, &a);
}
```

Let u, v be the values printed by the Parent process & x, y be the values printed by the child process.
Which one of the following is true?

- (a) $u = x + 10 \& v = u$
- (b) $u = x + 10 \& v \neq u$
- (c) $u + 10 = x \& v = u$
- (d) $u + 10 = x \& v \neq u$

Soln:

Suppose $a = 10$

$$\begin{array}{l} CP \rightarrow a = 15 \quad (\text{X}) \\ P \rightarrow a = 5 \quad (\text{U}) \end{array}$$

$$\therefore x = 15 \\ u = v$$

$\boxed{u + 10 = x}$, (Address is same)
 \Rightarrow print Virtual add
 (but physically diff)

✓

1/1/1
Sunday

Lecture 2

Date _____
Page 32

Scheduling Criteria:

CPU scheduling criteria.

1. Comparing algorithms criteria:

1. CPU utilization (max)

2. throughput (max)

3. turn around time (min)

4. Waiting time (min)

5. response time (min)

1. CPU utilization

- % of CPU time utilized properly
- % idle all time \rightarrow 0% CU.

CU should be max \uparrow performance \downarrow

2. Throughput

No. of process executed per unit time.

Throughput \rightarrow max

SRF:

3. Turn around time

Entire time gap b/w process submission & process completion

TAT \rightarrow min

4. Waiting time

D-1: Amount of time process waits for CPU

D-2: Amount of time process is spending inside ready queue

WT \rightarrow min

5. Response time

Time taken to produce the first response

RT \rightarrow min

Avg WT & TAT is calculated for every algo.
-Gantt chart used.

*Burst time: execution time.

(Service time)

Burden this: (burst time) \rightarrow CPU bound

\rightarrow I/O bound.

→ CPU bound → spend more time with CPU than I/O device.
 (CPU burst > I/O burst)

Burst time → CPU burst time
 I/O burst time

① FCFS (First Come First Serve)

Non-Preemptive Algorithm.

e.g:

Process	Bt
P1	24
P2	3
P3	3

All Process have arrived at $t=0$ ($AT=0$)

Case 1:

Process entered in queue : P1, P2, P3
 order → [Suppose]

Gantt Chart

P1	P2	P3
0	24	27

Date
Page 34

$$*\text{avg. WT} = \frac{\sum_{i=1}^n wti}{n}$$

$n \rightarrow$ total no. of Process

$$\begin{aligned}WT \text{ of } P1 &= 0 \\WT \text{ of } P2 &= 24 \\WT \text{ of } P3 &= 27.\end{aligned}$$

$$\frac{0+24+27}{3} \Rightarrow \frac{51}{3} = 17 \checkmark$$


$$*\text{avg. turnaround time} = \frac{\sum_{i=1}^n TAT_i}{n}$$

$$\begin{aligned}TAT \text{ of } P1 &= 24 \\TAT \text{ of } P2 &= 27 \\TAT \text{ of } P3 &= 30.\end{aligned}$$

$$\frac{24+27+30}{3} = \underline{\underline{27}} \checkmark$$

Case 2:

P2, P3, P1 → order of arrival



$$\text{avg WT} = \frac{0+3+6}{3} = 3 \checkmark$$

$$\text{avg TUT} = \frac{3+6+30}{3} = 13 \checkmark$$


case 2 → min WT & TUT
 ∵ Better Performance ✓

* execution of larger jobs before shorter
 jobs leads to delay in shorter job's
 execution.

→ Convo Effect ✓

case 2 → Shorter jobs executed first.

Convo Effect → real time example



$C_1 \rightarrow$ CPU bound Process
 $\neg \neg \neg$ I/O bound Process


→ Spend most time
 with CPU

WT CPU → $C_1 = \text{longer job}$
 $\neg \neg \neg$ $I_2 = \text{shorter job}$
 Using time delay for I/O jobs.

Q: Process BT

Process	BT
P1	6
P2	4
P3	1
P4	7

→ Arrival times not Given
 order → P_1, P_2, P_3, P_4 (default).



- Avg WT = $\frac{0+6+10+11}{4} = \frac{27}{4} = 6.75$ ✓
- Avg TUT = $\frac{6+10+11+18}{4} = 11.25$ ✓

* When arrival times are Given: Model 2

Q: Process At BT

Process	At	BT
P1	0	9
P2	2	1
P3	5	3
P4	7	5



(Order acc. to AT)
→ if same AT, acc. to BT

Non-preemptive
switch to new Process
only when terminated.

P1	P2	P3	P4
0	9	10	13

$$\begin{aligned} WT(P1) &= 0 - 0 = 0 \\ WT(P2) &= 9 - 2 = 7 \quad (9 - AT = 7) \\ WT(P3) &= 10 - 5 = 5 \\ WT(P4) &= 13 - 7 = 6 \end{aligned}$$

$$Avg\ WT = \frac{18}{4} = \underline{\underline{4.5}}$$


$$\begin{aligned} TAT(P1) &\rightarrow 9 - 0 = 9 \\ TAT(P2) &\rightarrow 10 - 2 = 8 \\ TAT(P3) &\rightarrow 13 - 5 = 8 \\ TAT(P4) &\rightarrow 18 - 7 = 11 \end{aligned}$$

$$Avg\ TAT = \frac{36}{4} = \underline{\underline{9}}$$

Process	AT	BT
A	0	7
B	1	4
C	3	6
D	5	1
E	9	3

Date: 38
Page: 38

Gantt chart



$$WT(P1) = 0$$

$$P2 = 6$$

$$P3 = 8$$

$$P4 = 12$$

$$P5 = 9$$

$$\therefore Avg\ WT = 7$$

$$TAT(P1) = 7$$

$$P2 = 10$$

$$P3 = 14$$

$$P4 = 13$$


$$P5 = 12$$

$$\therefore Avg\ TAT = 11.2$$

* computing CPU percentage / CPU utilization

Process	AT	BT
P1	0	6
P2	8	3
P3	20	1
P4	26	7

∴ % time CPU is idle




$$\% \text{ wt time} = \frac{2+9+5}{33} \\ = \frac{16}{33} \times 100$$

$$\% \text{ wt time CPU busy} = \frac{17}{33} \times 100$$

Process	AT	BT.
A	0	4
B	10	3
C	20	6
D	35	2
E	50	8

Gantt chart.



$$\% \text{ wt time} = \frac{6+7+9+13}{58} \\ = \frac{35}{58} \times 100$$


$$[\text{CPU idle \%} \Rightarrow 60.34\%] \\ [\text{CPU utilization} \rightarrow 40.66\%]$$

* Suppose $\underline{\text{Model 3}}$

Process	Bt
P1	10
P2	4
P3	x

Given avg TAT = 20

[All processes arrived at t=0; P1 P2 P3 [order]]



$$\text{TAT} = \frac{10 + 14 + 14 + x}{3} = 20$$

$$38 + x = 60$$


$$x = 22$$

P1, P2, P3 → order

Find x ?

Process	Bt
P1	15
P2	x
P3	5

$$\text{Avg WT} = 20$$




$$\frac{0 + 15 + 15 + x}{3} = 20$$

$$x = 30 \quad \checkmark$$

Process	At	Arrival time Gantt	
		P1	P2
P1	0	15	
P2	2	x	
P3	5	5	

$$\text{Avg WT} = 25 \quad \checkmark$$

Soln



$$\text{Avg WT} = \frac{0 + 15 + 15 + x}{3} = 25 \quad 75$$

$$\Rightarrow x = 45$$

$$\begin{aligned} P1 &\rightarrow 0 \\ P2 &\rightarrow 15 - 2 = 13 \\ P3 &\rightarrow 15 + x - 5 = 10 + x \end{aligned}$$

Date
Page 42

$$\frac{0 + 13 + 10 + x}{3} = 25$$

$$23 + x = 75$$

$$x = 52 \quad \checkmark$$


Process	At	Bt
P1	0	x
P2	4	10
P3	7	15
P4	10	8

condn: $x > 10$

$$\text{Avg WT} \rightarrow 25$$

Date
Page 43

VI



$$P1 = 0$$

$$P2 = x - 4$$

$$P3 = x + 10 - 7 = x + 3$$

$$P4 = x + 25 - 10 = x + 15 \quad \checkmark$$

$$\frac{0 + x - 4 + x + 3 + x + 15}{4} = 25$$

$$3x + 14 = 100$$

$$3x = 86$$

$$x = 28.6 \quad \checkmark$$

Q) Process | Bt

P1	x
P2	y
P3	z ✓

Given order of execution $\rightarrow P1 \ P2 \ P3$
Also, $y = 2x, z = 3x$

Avg. WT = W
Find x in

Soln

P1	P2	P3
0	x	$x+y$
x	$3x$	$6x$

$$0+x+3x = W$$

$$\frac{3}{3}W = W \quad x = \frac{3W}{4} \checkmark$$

$$y = \frac{3W}{2} \checkmark$$


$$z = \frac{9W}{4} \checkmark$$

② SJF [Shortest Jobs First]

- shorter jobs given priority for execution.

BT

Process	BT
P1	8
P2	4
P3	6



$$\text{Avg WT} = \frac{0+4+10}{3} = \frac{14}{3} = 4.6 \checkmark$$

$$\text{Avg TAT} = \frac{4+10+18}{3} = \frac{32}{3} = 10.66 \checkmark$$

* Shortest job is selected & executed.

* No Convoy effect here.

VI

Q) Process | Bt

A	4
B	2
C	8
D	2
E	1 ✓

Date _____
Page 46

IM	Max
B, E, D, A, C.	$B \& E \rightarrow B$
B E D A C	16.
0 1 2 4 8	
Avg WT = $0 + 1 + 2 + 4 + 8 = 15$	3
Avg TAT = $\frac{1+2+4+8+16}{5} = 6$	✓

* Non-preemptive SJF = SJF
Preemptive SJF = (SRTF).] VI

Shortest running time
First
late coming shorter job will take control from longer time current job

✓

Process	AT	BT
P1	0	10 9
P2	1	8 4
P3	3	2

✓

Non-Preemptive SJF

P1	0	10 9	10 9
P2	1	8 4	8 4
P3	3	2	2

Date _____
Page 47

P1	P3	P2	18
0	10	12	
Avg WT = $0 + 7 + 11 = 6$	3		✓
Avg TAT = $\frac{10 + 9 + 17}{3} = 12$		✓	.

* Preemptive SJF (SRTF) - AT BT.
 P1 0 10 9
 P2 1 8 4
 P3 3 2 ✓

- much better Results.

P1	P2	P3	P2	P1	18
0	1	3	5	9	

Avg WT =

$$P1 \rightarrow (9-1)-0=8 \quad \checkmark$$

$$P2 \rightarrow (5-2)-1=2 \quad \checkmark$$

$$P3 \rightarrow 3-3=0 \quad \checkmark$$

$$\text{Avg WT} = 20/3 = 3.33 \quad \checkmark$$

Avg TAT

$$P1 \rightarrow 18-0=18 \quad \checkmark$$

$$P2 \rightarrow 9-1=8 \quad \checkmark$$

$$P3 \rightarrow 5-3=2 \quad \checkmark$$

$$\text{Avg TAT} = 28/3 = 9.33 \quad \checkmark$$

10
x 6.
5/3.
1

(Page 98)

Process	AT	BT
P1	0	10 8 x 6.
P2	2	5 3.
P3	3	1
P4	5	X

Find avg WT & TAT in NP-SJF & P-SJF.

Non-Precmp SJF

P1	P4	P3	P2
0	10	11	16 23

$$\text{Avg WT} = \frac{0 + 5 + 8 + 14}{4} = 6.75$$

$$\text{Avg TAT} = \frac{10 + 16 + 13 + 21}{4} = 12.5$$

Precemptive SJF (SRJT)

P1	P2	P3	P4	P3	P2	P1
0	2	3	5	6.	9	15 2

$$\text{Avg WT} = P1(15-2) - 0 = 13$$

$$P2 = (9-1)-2 = 6$$

$$P3 = (6-2)-3 = 1$$

$$P4 = 5-5 = 0$$

classmate
Date - 49
Page - 49

$$\text{Avg WT} = \frac{20}{4} = 5$$

→ Avg TAT

$$P1 = 23 - 0 = 23$$

$$P2 = 15 - 2 = 13$$

$$P3 = 9 - 3 = 6$$

$$P4 = 6 - 5 = 1$$

$$\text{Avg TAT} = \frac{43}{4} = 10.75$$

* SJF → 1 type of Priority Scheduling.

Priority $\propto \frac{1}{BT}$

VI

* In SJF → Process can suffer from Starvation

[longer jobs → More Wait].

[Waiting for the control of CPU]

→ col. (BT) → predictive BTs

(exponential averaging technique).

$$BT = CPU\ BT + \gamma / o\ BT$$

VI

Predicting Next CPU Burst

$$\hat{T}_{n+1} = \alpha t_n + (1-\alpha) T_n$$

$$0 < \alpha < 1$$

Technique of
exponential averaging

where, \hat{T}_{n+1} = predicted value of next
CPU Burst.

t_n = actual CPU Burst at
nth iteration.

\hat{T}_n = predicted CPU Burst at
nth iteration.

$$\text{if } \alpha = 0 \Rightarrow \hat{T}_{n+1} = T_n$$

$$\text{if } \alpha = 1 \Rightarrow \hat{T}_{n+1} = t_n$$

$$\text{if } \alpha = 0.5 \Rightarrow \hat{T}_{n+1} = \frac{t_n + T_n}{2}$$

$$t_1 = t_2 = t_3 = t_4 = t_5 = 6$$

$$\alpha = 0.5 \quad T_1 = 8 \quad \text{my prediction}$$

$$T_{n+1} = 7, \quad (t_1 + T_1)/2 \quad \text{my next prediction}$$


$$T_3 = (7+6)/3 = 6.5$$

[Predicted CPU Burst]
(comes closer & closer to actual CPU Burst)

$$T_4 = \frac{6+6.5}{2} = 6.25$$

$$T_5 = \frac{6.25+6}{2} = 6.125$$

$$T_6 = \frac{6.125+6}{2} = 6.0625$$



$$P \propto \frac{1}{T_{n+1}}$$

(Priority is inversely prop
to next CPU Burst)

③ Priority Scheduling

- Process with highest Priority gets executed
- in Linux: lower no \rightarrow higher priority
- in General: implement in any way

Process	BT	Priority
P1	10	2
P2	1	3 (Low)
P3	4	1 (High)

Gantt Chart

$$\text{Avg WT} = \frac{0+4+14}{3} = 6$$

$$\text{Avg TOT} = \frac{4+14+15}{3} = 11$$

• (i) Same Priority \rightarrow FCFS

{ (ii) Priority or BT \rightarrow SJF }
 { (iii) Priority or AT \rightarrow FCFS }

II

* Priority Scheduling

- Preemptive
- Non-preemptive

→ Non-Preemptive Priority Scheduling

Note coming high priority Process can't take control.

V.E

In Preemptive: Note coming high priority process can take control from the process currently (with lower Priority)


Process	AT	BT	Priority
P1	0	8 3	3 (Low)
P2	2	7 4	2
P3	5	4	1 (High)

$\frac{8}{3}$
 $\frac{7}{4}$
4

$\frac{8}{3}$
 $\frac{7}{4}$
4

Non-Preemptive Priority

{4 Context Switches}



[Don't include CS at t=0 & end]

$$\begin{aligned} \text{Avg WT} : \quad P_1 &= 0 \\ P_2 &= 9 - 2 = 7 \\ P_3 &= 5 - 5 = 0. \end{aligned}$$

$$\text{Avg WT} \Rightarrow \frac{7}{3} = 2.3$$


{2 CS}

Avg TAT

$$\begin{aligned} P_1 &= 5 \\ P_2 &= 14 \\ P_3 &= 4 \end{aligned}$$

$$\text{Avg TAT} = \frac{23}{3} = 7.6 \checkmark$$

*^{NP} Preemptive Priority Scheduling



6 CS

Avg WT

$$P_1 = (13 - 2) - 0 = 11 \checkmark$$

$$P_2 = (9 - 3) - 2 = 4 \checkmark$$

$$P_3 = (5 - 5) - 0 = 0 \checkmark$$

$$\text{Avg WT} = 5$$

Avg TAT

$$P_1 = 16 - 0 = 16$$

$$P_2 = 13 - 2 = 11$$

$$P_3 = 9 - 5 = 4$$

$$\text{Avg TAT} = \frac{31}{3} = 10.3 \checkmark$$

(Page 54)

classmate


Date _____

Page 55

Process	AT	BT	Priority	BT ↓
P1	0	10.8	5 (Low)	10.8
P2	2	8.7	4	8.7
P3	3	4.2	3	4.2
P4	5	3.2	2	3.2
P5	7	6	1 (High)	6

Soln:

Non-Preemptive



Avg WT:

$$P_1 = (0) \checkmark$$

$$P_2 = 23 - 2 = 21 \checkmark$$

$$P_3 = 19 - 3 = 16 \checkmark$$

$$P_4 = 16 - 5 = 11 \checkmark$$

$$P_5 = 10 - 7 = 3 \checkmark$$

$$\text{Avg WT} = \frac{51}{5} = 10.2 \checkmark$$

Avg TAT


$$P_1 = 10$$

$$P_2 =$$

$$\frac{10 + 9 + 14 + 20 + 29}{5}$$

$$\Rightarrow 16.4$$

Preemptive



Avg WT

$$P_1 = (23 - 2) - 0 = 21$$

$$P_2 = (16 - 1) - 2 = 13$$

$$P_3 = (14 - 2) - 3 = 9$$

$$P_4 = (13 - 2) - 5 = 6$$

$$P_5 = (7 - 7) = 0$$

$$\text{Avg WT} = \frac{49}{5} = 9.8$$

Avg TAT

$$\frac{3+14+11+8+0}{5}$$

* Priority based on internal / ext. factors.

internal Priority

ext Priority.
[if Hardly of
process is High]

Date _____
Page 56

VI (in the case of SJF, SRTF).
 ⇒ Low Priority process → suffer from Starvation.
 [Technique to overcome Starvation]

* Prob: Starvation

Solution: Aging. → improve the priority of the process (so that, that process can be exec. with other process).

* eg: In Windows OS → can change priority of Process [Task Manager]
 Linux → nice System call.
 update priority of Browser to update net speed.

VI

GATE Qs

Q1 Consider the following table of Arrival time and Burst time for 3 processes P₀, P₁ and P₂:

Process	Arrival time	Burst time
P ₀	0	9/8
P ₁	1	4/3
P ₂	2	9/9

The preemptive SJF Scheduling Algo is used. Scheduling is carried out only at Arrival time / completion of process.

What is the Avg WT for the 3 processes?

- (a) 5.0 ms
- (b) 4.33 ms
- (c) 6.33 ms
- (d) 7.33 ms

SRTF

P ₀	P ₁	P ₁	P ₀	P ₂
0	1	2	5	13 22

$$P_0 = (5 - 1) - 0 = 4 \checkmark$$

$$P_1 = 0 \checkmark$$

$$P_2 = 13 - 2 = 11 \checkmark$$

$$\frac{15}{3} = 5.0 \text{ msec. (a)}$$

Date _____
Page 58

CHEMISTRY
Date _____
Page 59

Q2 An OS uses SRTF process Scheduling Algo. consider the Arrival times & execution times for the following Processes.

Process	Execution time	Arrival time	BT
P ₁	20/5	0	20/5
P ₂	25/15	15	25/15
P ₃	20	30	10
P ₄	15	45	15

what is the total WT for P₂?

WT(X)

P ₁	P ₁	P ₂	P ₃	P ₂	P ₄
0	15	20	30	40	55 70

$$(40 - 10) - 15 = 15 \checkmark \underline{\underline{(Ans)}}$$

Q3 Consider the following set of Processes with ATs and CPU BTs (given in msec)

Process	AT	BT
P ₁	0	5/4
P ₂	1	3/2
P ₃	2	2/1
P ₄	4	1/2

what is the avg Turn Around time for this process with the preemptive SRTF algorithm.

P1	P2	P2	P4	P3	P1
0	1	2	4	5	9

$$TAT = \frac{12 + 3 + 6 + 1}{4}$$

$$= \frac{22}{4} = 5.5 \quad \times$$

The Sequence _____ is an optimal non-preemptive Scheduling Sequence for the following Jobs which leaves the CPU idle for _____ units of time.

Job	AT	BT
1	0.0	9
2	0.6	5
3	1.0	X

- (a) {3, 2, 1}, 1
- (b) {2, 1, 3}, 0.
- (c) {3, 2, 1}, 0
- (d) {1, 2, 3}, 5.

VI

SJF → optimal. (better result than FCFS)

1	X
0	9


1	3	2	1
0	1	2	7

(a) ✓ [CPU idle in the 1st TU]

Consider 3 CPU intensive Processes which require 10, 20 & 30 time units & arrive at times 0, 2, 6 respectively. How many CS Switches are needed if the OS implements SRTF. (Don't count the CS at t=0 & end).

	AT	BT
P1	0	10
P2	2	20
P3	6	30

P1	P1	P2	P3
0	2	10	30



2 ✗

Q) Consider the following CPU processes with ATs & length of the CPU Burst (in msec) as given below:

Process	AT	BT
P1	0	7.4
P2	3	3.1
P3	5	5
P4	6	2

If preemptive SJF algo is used, to schedule the process, then avg WT across all process are

P1	P2	P2	P4	P1	P3
0	3	3	6	8	12

$$\checkmark P_1 = (8 - 3) = 5 \checkmark$$

$$P_2 = 3 - 3 = 0 \checkmark$$

$$P_3 = 12 - 5 = 7 \checkmark$$

$$P_4 = 0 \checkmark$$

$$(3) msec \quad 12/4 \quad \checkmark$$

AT	BT	AT	BT
0	7.4	P1	0
3	3.1	P2	3
5	5	P3	5
6	2	P4	6

Q) Consider the set of Process with arrival time in (msec), CPU Burst (in msec) and priority [0 is the highest Priority] shown below:
None of these process have I/O Burst time.

Process	AT	BT	Priority
P1	0	11.9	2
P2	5	2.8	0
P3	12	2	3
P4	2	10.7	1
P5	9	16	4

The avg WT (msec) of all the process using preemptive priority SA.

P1	P4	P2	P4	P1	P3
0	2	5	33	40	49

P5
67

$$\checkmark P_1 = (40 - 2) - 0 = 38 \checkmark \quad \Rightarrow 29 \text{ msec}$$

$$P_2 = 5 - 5 = 0 \checkmark$$

$$P_3 = 49 - 12 = 37 \checkmark$$

$$P_4 = (33 - 3) - 2 = 28 \checkmark$$

$$P_5 = 51 - 9 = 42 \checkmark$$

4) Round Robin Scheduling Algorithm

- CPU time is equally divided among all Ps. [time Sharing System]

(ii) Is applicable in time Shared Systems.

→ time is shared amongst Process.

$$\begin{aligned} TQ/TS &\leftarrow \text{time quantum} \\ &= q \text{ ms} \quad \text{shared} \\ \{P_1, P_2, P_3, \dots, P_n\} &\leftarrow \end{aligned}$$

if $BT(P_1) > q_{\text{msec}}$: exec till q & switch.

(iii) q time units → round 1,
then q → round 2.

* Also called as preemptive FCFS.

all process exec. in FCFS.
(but each P gets q time)
then immediately switch.

(iv) If: $P_1, P_2, P_3, \dots, P_n$.

$$TQ = q \text{ msec.}$$


P_1, P_2, \dots, P_n

come back after $< (n-1)q$

∴ Some Process can be finished. So
can come earlier too.

(v) Performance of Round Robin depends heavily
on Time Quantum / Time Slice.

Process	BT	all arrived at $t=0$
P1	20	
P2	3	
P3	3	$TQ = 4 \text{ msec}$



Avg WT =

$$\begin{aligned} P_1 &= 10 - 4 = 6 \\ P_2 &= 4 \\ P_3 &= 7 \end{aligned} \Rightarrow \frac{17}{3} = 5.6 \text{ ms}$$

Avg. TA time

$$P_1 \rightarrow 30$$

$$P_2 \rightarrow 7$$

$$P_3 \rightarrow 10$$

$$\frac{47}{3} \Rightarrow 15.6 \text{ msec}$$

Process	BT		
P ₁	8.5	8.3	8.2
P ₂	3.2	3	3
P ₃	1	1	1
P ₄	7.6	7.4	7.3

(

TQ	Avg TAT
1	11
2	11.5
3	10.75
4	11.25

P ₁	P ₂	P ₃	P ₄	Pr X
0	1	2	3	4

3	P ₁	P ₂	P ₃	P ₄	P ₁	P ₄
	0	3	6	7	10	13


$$\text{Avg. TAT} = \frac{13 + 6 + 7 + 17}{4} - 10.75$$

Page 66

$$\begin{array}{l} P_1 \\ P_2 \\ P_3 \\ P_4 \end{array} \quad \begin{array}{l} 8.2 \\ 3 \\ 1 \\ 7.3 \end{array}$$

$$\begin{array}{ccccccccc} QT=4 & P_1 & P_2 & P_3 & P_4 & P_1 & P_4 & & \\ \hline 0 & 4 & 7 & 8 & 12 & 13 & 17 & & \end{array}$$

$$\text{AVG.TAT} = \frac{11 + 11.5 + 10.75 + 11.25}{4} = 11.05$$



(d) varies irregularly.

→ RRA produces excellent response time.



Process	BT
P1	x
P2	x
P3	x

TQ = q, mean.
Let $q \ll x$.

Technique
(We mostly choose q as 20% of BT)

(ii) FCFS

P1	P2	P3
0	x	2x

$$\text{avg Response Time} = \frac{0 + x + 2x}{3} \\ \Rightarrow x$$

(iii) RR

P1	P2	P3	...
0	q	2q	3q

$$\text{avg. Response time} = \frac{0 + q + 2q}{3} \Rightarrow q \\ \therefore q \ll x.$$


Minim. RT \rightarrow RR

* RT b/w response time & WT
 need to sub. BL.

* When TQ is large, what happens to RR algorithm?

every process will be finished in round 1 itself.
 \therefore it behaves like FCFS

* When TQ = small, smaller than BT of each









* Round Robin Algo, when diff Arrival Times.

Process	AT	BT	TQ = 2 msec
P1	0	8.4x	
P2	1	4x	
P3	5	5.1	

P1 P2 P3

P1 P3 P2 P1 P2 P3



P3	P1	P3	P2	P1	P2	P3	P1	P2	P3	P2
0	2	4	6	8	10	12	13			

Order of completion $\rightarrow P_2, P_1, P_3$

$$\begin{aligned}
 WT(P_1) &= (10 - 2 - 2) = 6 \quad \text{Avg WT} = 14 \\
 P_2 &= (6 - 2) - 1 = 3 \\
 P_3 &= (12 - 2) - 5 = 5 \\
 &\quad \Rightarrow \frac{3}{5} = 4.6
 \end{aligned}$$

Avg TAT:

$$102 \quad \frac{12 + 8 + 7}{3}$$

$$\Rightarrow \frac{27}{3} = 8.9 \text{ msec}$$

Process	AT	BT	TQ
P1	0	4 2	4 2
P2	1	5 3 1	5 3 1
P3	3	3 1	3 1

Find the completion order, AT, TAT.


P1	P2	P3	P1	P2	P3	P2
0	2	4	6	8	10	11

$$\begin{aligned}
 WT: \quad P_1 &\rightarrow (6 - 2) - 0 = 4 \\
 P_2 &\rightarrow (12 - 2 - 2) - 1 = 6 \\
 P_3 &\rightarrow (10 - 2) - 3 = 5
 \end{aligned}$$

⑧ 5 X

$$\begin{aligned}
 TAT: \quad P_1 &\rightarrow 8 \\
 P_2 &\rightarrow 11 \\
 P_3 &\rightarrow 8 \Rightarrow ⑨
 \end{aligned}$$

$\{P_1 \rightarrow P_3 \rightarrow P_2\}$ completion order.



	P1	P2	P3	P2	P3	P1		
Time	0	2	4	6	8	10	11	12
	✓	✓	✓	✓	✓	✓	✓	✓

$$\text{Avg WT} = \frac{2+6+5}{3} \quad \checkmark$$

$$\text{Avg TAT} = \frac{6+11+8}{3} \quad \checkmark$$

* Throughput

no. of processes completed per unit time.


Throughput is poor in RR

But SJF → it's good.

optional [Thp, AvgWT, ...]

classmate
Date _____
Page 72

(5) LRTF [Longest Remaining Time First]



(in tie small suffix greater priority)

(P1 → P2)
[order of comp].

→ More no. of CS.

* Consider LRTF & when there is a tie, then relative based on Prior..

Process	BT	Priority
P1	8	H
P2	2	M
P3	3	L

compute avg TAT.

{ P1, P2, P3 } → order of completion.

P_1, P_2, P_3
 $\langle 8, 2, 3 \rangle$
 ↓ 5
 $\langle 3, 2, 3 \rangle$
 ↓ 1
 $\langle 2, 2, 3 \rangle$,
 ↓ 2 ↓ 1
 $\langle 2, 2, 2 \rangle$.
 $\langle 1, 2, 2 \rangle$.
 $\langle 1, 1, 2 \rangle$.
 $\langle 1, 1, 1 \rangle$.
 $\langle 0, 1, 1 \rangle$.
 $\langle 0, 0, 1 \rangle$.
 $\langle 0, 0, 0 \rangle$.

P ₁	P ₃	P ₁	P ₂	P ₃	P ₁	P ₂	P ₃
0	6	7	8	9	10	11	12



$$\text{Avg TAT} = \frac{11+12+13}{3} \Rightarrow 12 \quad (\text{Trick})$$

(6) Multilevel Feedback Queue Scheduling

Preemptive alpha:

Multi-level Queue Scheduling

Multi-level Feedback Queue Scheduling




Process inside Q3 will be exec only when Q. is empty.

Max. Performance.

* Multi-level Q

- Processes divided based on type of proc & kept in associated queue and Priority of System P ↑ then user Processes



* Multilevel Feedback Q

- Level feedback
- Windows till date using multilevel feedback scheduling algorithms.

$$P_1 = 32 \text{ ms (BT)}$$

24 msec

2 level Feedback Queue.

8 msec

Here P1 will be exec. based on FCFS.

Date
Page 76

classmate

Date
Page 77

VI

* Excellent Response Time

- No Process generally Waiting.

(7) * HRRN [Highest Response Ratio Next]

- Every Process compute response ratio

$$R = \frac{W+S}{S}$$

W → Waiting time

S → Service time

How much
time waiting
for CPU?


Non-preemptive algo

Burst Tym.

Ques:

Process	AT	BT	
P1	0	10	
P2	2	12	
P3	6	3	Non-preemptive

Soln:



Non-preemptive
[Gantt Chart].

$$P_2 \rightarrow R = \frac{W+S}{S} \Rightarrow \frac{8+12}{12} \Rightarrow \frac{20}{12} = \frac{5}{3}$$

$$P_3 \rightarrow R = \frac{4+3}{3} = 7/3 \checkmark$$

$$P_3 > P_2$$

\rightarrow Avg WT

$$\begin{aligned} P_1 &\rightarrow 0 \\ P_2 &\rightarrow 11 \\ P_3 &\rightarrow 4 \\ P_4 &\rightarrow 15/3 = 5 \end{aligned}$$

\rightarrow Avg TAT

$$\frac{10+13+25}{3} \Rightarrow \frac{48}{3} = 16 \times$$

$$\Rightarrow \frac{10+23+7}{3} = \frac{40}{3} \Rightarrow 13.3.$$

Process	AT	BT
P1	0	15
P2	3	5
P3	5	2
P4	8	1

P1	P4	P3	P2
0	15	16.	18 23

\checkmark

Date
Page 78

classmate
Date
Page 79

$$R(P_2) = \frac{W+S}{S} = \frac{12+5}{5} = 17/5 \checkmark$$

$$R(P_3) = \frac{10+2}{2} = 6 \checkmark$$

$$R(P_4) = \frac{7+1}{1} = 8 \checkmark$$

$$R(P_1) = \frac{13+5}{5} = 18/5 = 3.6$$

$$R(P_3) = \frac{11+2}{2} = 13/2 = 6.5 \checkmark$$

Avg WT

$$\Rightarrow \frac{0+7+11+15}{4} = 8.25$$

Avg TAT

$$\frac{15+8+13+20}{4} = 14 \checkmark$$


\checkmark

GATE Qs

- Q1. Consider 3 Processes (Pid 0, 1, 2 respectively) with compute time burst 2, 4, 8 with time limit. All Process arrive at t=0. Consider the Largest remaining time first scheduling algorithm in LRTF, ties are broken by giving Priority to the Process with lowest Process id. Avg TAT is _____

(Ans.)

- P₀, P₁, P₂
 <2, 4, 8>
 <2, 4, 4>
 <2, 3, 4>
 <2, 3, 3>
 <2, 2, 3>
 <2, 2, 2>
 <1, 2, 2>
 <1, 1, 2> ↗
 <1, 1, 1>
 <0, 1, 1>
 <0, 0, 1>
 <0, 0, 0>.
- ↑ needed of
three many
steps



classmate
Date _____
Page _____

Process	BT	Priority
P ₀	2	H
P ₁	4	M
P ₂	8	L

when tie

$$\text{Avg TAT} = \frac{13 + 14 + 12}{3} = 13$$

	BT
P ₀	2
P ₁	4 3 2
P ₂	8 4 3 2

$$2 + 4 + 8 = 14$$

$$\frac{14 + 13 + 12}{3} = 13$$

avg TAT
only

strict

- Q2. Which one of the following statements are true?

- a) S-1] SRTF scheduling may cause starvation.
 S-2] Preemptive Scheduling may cause starvation.
 S-3] Round robin is better than FCFS in terms of response time

S26

- (a) 1 only
 (b) 1 & 2 only
 (c) 2 & 3 only
 (d) 1, 2, & 3 only.

S-1] Yes, preference to short jobs.

S-2] Yes, SJF → preemptive

S-3] Yes. ✓

Q Which of the following scheduling algo is non-preemptive?

- (a) Round robin
- (b) FIFO
- (c) Multi-level Queue Scheduling with feedback ✓

Q Consider a set of n tasks with run times $\{r_1, r_2, \dots, r_n\}$ to be run on a uni-processor machine.

Which of the following processor Scheduling algo will result in max throughput?

- (a) Round Robin → pre-emptively completed
- (b) SJF.
- (c) HRRN
- (d) FCFS

VI

→ short jobs completed fast.

SJF > SJF → pre-emptive.

✓

Q Consider the following table $\{P_1, P_2, P_3\}$

Process	AT	Time units required (BT)
P ₁	0	5 3 1
P ₂	1	7 5
P ₃	3	4 2




The completion order of the 3 processes under the policies, FCFS & RR(2) [RR with CPU quantum → 2 units]

- (a) FCFS, P₁, P₂, P₃
- (b) RR(2), P₁, P₂, P₃
- (c) FCFS P₂, P₃, P₁ ;
RR(2) P₁, P₃, P₂
- (d) FCFS P₁, P₂, P₃
RR(2) P₁, P₂, P₃

FCFS

	P ₁	P ₂	P ₃
0		5	12
	[P ₁ P ₂ P ₃] ✓		16

P ₁ P ₂ P ₃		P ₁ P ₂ P ₃		P ₁ P ₂ P ₃		P ₁ P ₂ P ₃		P ₁ P ₂ P ₃		P ₁ P ₂ P ₃	
P ₁	P ₂	P ₁	P ₃	P ₂	P ₃	P ₁	P ₂	P ₃	P ₂	P ₃	P ₁
0	2	4	6	8	10	11	13	16	12	14	15



P_1, P_3, P_2 (e) ✓

The maximum no. of processes that can be in a ready state for a computer system with n CPUs is:

- (a) n
- (b) n^2
- (c) 2^n
- (d) Independent of n .

→ depends on size of ready queue.

Date _____
Page _____

classmate
Date _____
Page _____

Consider an arbitrary set of CPU bound processes with unequal CPU Burst Lengths submitted at the same time to a computer system. Which one of the following process scheduling algorithms would minimize the avg waiting time in the ready queue?

VI

- (a) SRTF
- (b) Round robin with $TQ < \text{Shortest CPU Burst}$
- (c) Uniform Random
- (d) Highest Priority First with priority proportional to CPU BL. → LRTF

Min. WT \rightarrow SRTF (Throughput, TAT)

Min RT \rightarrow round robin

Optimal Algo.

~~Q~~ Consider the following 3 processes; all arriving at time 0. with total execution time of {10, 20, 30 units} respectively.

Each process spends the first 20% of its execution time doing I/O, the next 70% of time doing computation, and the last 10% of time doing I/O again.

The OS uses a SJF scheduling algorithm, & schedules a new process either when the running process gets blocked on I/O, or when the running process finishes its compute burst.

Assume that all I/O operations can be overlapped as much as possible.

For what percentage of CPU time, does the CPU remain idle?


S/N	BT.	I/O	CPU	I/O
P1	10	2	7	1
P2	20	4	14	2
P3	30	6	21	3

~~X~~ P1 ~~X~~ P2 ~~X~~ P3
0 2 9 10

Date _____
Page 86

classmate
Date _____
Page 87

→ all have their resources.




VIE

I/O.

Soln:

Process	Total exec. Time	20% [I/O]		70% [CPU]		10% [I/O]	
		[I/O]	[CPU]	[I/O]	[CPU]	[I/O]	
P1	10	2	7	2	7	1	
P2	20	4	14	4	14	2	
P3	30	6	21	6	21	3	



$$\therefore \text{ap time} = \frac{47}{5} \times 100$$

$$= 94\% \quad \checkmark$$

$$= 10.6\% \quad \checkmark$$

~~Q~~ consider some n processes sharing the CPU in a round robin fashion.

Assuming that each process switch takes 's' seconds.

What must be the the quantum size, such that the overhead resulting from process switching is minimized but at the same time, each process is guaranteed to get its turn at the CPU atleast

every t sec?

$$(a) q \leq \frac{t-ns}{n-1}$$

$$(b) q \geq \frac{t-ns}{n-1}$$

$$(c) q \leq \frac{t-ns}{n+1}$$

$$(d) q \geq \frac{t-ns}{n+1}$$

✓

$$t \leq (n-1)q + ns$$

$$t \leq qn - q + ns$$

$$\frac{t-ns}{n-1} \leq q \quad (b)$$

$$\Rightarrow ns + (n-1)q \geq t$$

$$q \geq \frac{t-ns}{n-1} \quad (b)$$

Date Page 88

3/7/19
Saturday

Lecture 3

Date Page 89

* Inter Process Communication

Process into 2 types (wrt comm)

1. Cooperative: Process dependent on another proc.
relying on other for data sharing.
2. Independent: not communic. with any
other process for data sharing.


* 2 techniques for IPC:

basic for Parallel
Programming, distribu
systems.

- (i) Shared memory
- (ii) Message Passing technique


* Shared Memory

- 1 process will create the SM (P1/P2)
- start writing data - P1
- read - P2 (from SM)



eg: blackboard
eg: status in WA

* Message Passing



(i) send()
(ii) receive()

- 2 proc. can comm with each other by sending/receiving msg. [Sender, receiver]

- Send(msg, Destination)
- Recv(msg, Source)

→ implemented in MPI (Message interface).

MPI - send()

MPI - receive(...)

→ 6 parameters

(i) datatype, array name, how many loc? it can acc., receiving process, datatype of buffer, communicator name?

→ communication is of 2 types (MP)

↓
direct comm.

↓
indirect comm.


Date: _____
Page: 90

classmate
Date: _____
Page: 92

- Direct communication



- Indirect



send(Msg, P2)
rec(Msg, P1)

Send(Msg, Port)
Recv(Msg, Port)

* wait blocking

1: Blocking send

Sender

P1

t1

P2

t5

→ sender is blocked
[MPI_send]

received

t1: start sending date.


→ starting recv
from t1 to t5
(Want to have t1 to t5
in any comp.)

blocked
(Sender blocked until msg is received / send operation is completed).

2: Blocking received

MPI - recv()

→ receiver blocked till send operation completed.



(i) while sending, comp on same data →
why data is given to P2)

overlap b/w communication & computation:
Performance ↑

[overall exec time = communication time + computation time]

$$\Rightarrow 20 + 80 \text{ s} \Rightarrow \underline{\underline{100 \text{ s}}}$$

=) Non-Blocking Send

[overall exec = max (comm' time &
time computation)]

$$\approx 80$$

* Buffer capacity → range stored in buffer.

- (i) zero capacity buffer
- (ii) bounded buffer capacity
- (iii) unbounded buffer capacity:

(i) Not storing any msg.

(ii) bounded to certain length.
like array implement. (Static memory)
[Circular Queue / Circular List]

(iii) no limit to capacity of buffer.
(dynamic DS)

[Queue with LL implementation]


* CONCURRENCY

Serial exec, Parallel exec, Concurrent exec / Interleaved exec


coffee m/c used by one by one after other 10 coffee m/c (multiple CPUs, many tasks) coffee m/cs, Govt & I ⇒ probably many will get.



Single CPU concurrent exec. Date Page 94



* concurrent execution



- ⇒ order of execn:
- 1 S_1, S_2, S_3, S_4
 - 2 S_1, S_3, S_2, S_4
 - 3 S_2, S_4, S_1, S_3
 - 4 S_2, S_1, S_3, S_4
 - 5 S_1, S_2, S_4, S_3
 - 6 $S_1, S_4, S_2, S_3 X$
 - 7 $S_1, S_3, S_4, S_2 X$
- exec S2 first
before S4.

(order must be prw.
within process)

P1	P2	$a=1, b=1$
$a=b+a$	$b=a \neq b$	
$c=a \neq 2$	$c=b+2$	

Max value of c after executing both P
concurrently?

6 Possibilities.

CLASSMATE
Date Page 95

1. P1: $a=b+a : a=2$
 P1: $c=4$
 P2: $b=1$
 P2: $c=84 \rightarrow FV \checkmark$

2. P2: $b=1$
 P2: $c=3$
 P1: $a=2$
 P1: $c=4 \rightarrow FV \checkmark$

3. P1: $a=2$
 P2: $b=2$
 P2: $c=4$
 P1: $c=4 \rightarrow FV \checkmark$

① additional V
 $c=3, 4$

4. P1: $a=2$
 P2: $b=2$
 P2: $c=4$
 P2: $c=4 \rightarrow FV \checkmark$

Max value of c = 4

5. P2: $b=1$
 P1: $a=2$
 P1: $c=4$
 P2: $c=3 \rightarrow FV \checkmark$

6. P2: $b=1$
 P1: $a=2$
 P2: $c=3$
 P1: $c=4 \rightarrow FV \checkmark$

Q) $a=2, b=3$

P1	P2
$a=b+a$	$b=a \star b$
$c=b \star 3$	$c=a+10$

Max value of c?
How many distinct?

Check

1. $a=5, c=9, b=15, c=15$ ✓
2. $b=6, c=12, a=8, c=18$ ✓
3. $a=5, b=6, c=15, c=15$ ✓
4. $a=5, b=6, c=15, c=15$ ✓
5. $b=6, c=12, a=8, c=9, c=18$.
6. $b=6, a=8, c=18, c=18$

District Values = { 45, 18, 15, 12, 9 }

Q) $a=1, b=4, c=2$


P1	P2
$a=b+c$	$b=c \star a$
$c=a \star b$	$c=a+b$

Date _____
Page 96

CLASSMATE
Date _____
Page 97

1. $a=6, c=24, b=144, c=150$
2. $b=2, c=3, a=5, c=10$
3. $a=6, b=12, c=18, c=72$
4. $a=6, b=12, c=72, c=18$
5. $b=2, a=4, c=8, c=6$
6. $b=2, a=4, c=6, c=8$

Max Value $\rightarrow 150$; min $\rightarrow 6$.
6 Distinct Values.



when to insert in = 0, out = 0 from which to delete
int counter = 0;

* Producer do
{ while(counter == MAX)
/* do Nothing */.
buffer[in] = nextProduced;
in = (in + 1) % MAX;
counter++;
}
while(TRUE);

* Consumer Process

```
do  
{  
    while (counter == 0)  
        /* do Nothing */
```

```
    nextConsumed = buffer[counter];  
    out = (out + 1) / MAX; out parity,  
    increasing  
    counter --;
```

```
} while (TRUE);
```

* Race Condition

Counter = 5

Counter ++	Counter --
t1: R1 ← Counter	R2 ← Counter : t3
Grants	R2 ← R2 - 1 : t4
t2: R1 ← R1 + 1	Counter ← R2 : t5
t4: Counter ← R1	

Race Condⁿ: due to improper synchronization, it leads to incorrect results.

t1: R1 = 5 t5: Counter = 4
t2: R1 = 6 t6: Counter = 6
t3: R2 = 5
t4: R2 = 4

not allowed to access
when buffer is empty.

∴ updating at the same res. at
the same time → RC.


classmate
Date _____
Page 99

after 1 inc & 1 dec → counter value should
same.

If counter++ b4 counter --; no race condⁿ.
But here, concurrently executed.

* To overcome this condⁿ:

- Process must be properly synchronised.



* Critical Section / Region


It is a place where commonly shared variables,
commonly accessible resource & commonly
updatable tables are available

e.g. Counter variable commonly accessible by
producer & consumer, can be a part of CS.

* Solution to CS Problem

[In Gate → Cover, ---
Program].

[4 Nos. Process can't get into CS → deadlock] 100



* Solution to CS must satisfy 3 requirements.

1. Mutual Exclusion
2. Progress
3. Bounded Waiting.

Entry Section:

- Process sends req to get entry into CS.
- req will be processed into ES.

Exit Section:

- will allow some process or to allow other process to enter into CS (while leaving).

eg: acquire lock & then enter CS,
while leaving, release lock. 101

* remainder section - code not dependent on
Critical Section code, in RS.
like in, out.
(Remaining code)

eg: In book my Show, lock for certain time &
then after movie, release lock.

[Multiple processes can req. to entry section]
(1 enters into CS)


eg: Std Booth. (Commonly need resource → Phone)

1. Mutual exclusion

P1 → Producer, P2 → consumer.

- When P1 inside CS, no other process allowed
in corresponding CS.

[At any given time, only 1 process
should be inside CS].



(ii) Progress.

- CS shouldn't be empty (idle).



- When P1 comes out of CS, another process must be chosen (from ES) to enter into CS.

- Selection must be performed on the process other than RS.
(\because RS process work on non-critical code, don't need CS)

- Processes other than RS are chosen to enter into CS.

\rightarrow [Progress Satisfied, means strict alternation must be violated]

P2 → non critical work

P1 → CS

(P1 came outside)

- Now P1 can't enter again.

[CS will be empty, but violating Strict Alternation].

P1, P2, P1, P2...

: P1 waits. Progress X.

: [CS → idle].


Progress.

i) allows P1 again to enter CS
ii) wait \rightarrow SA

(iii) Bounded Waiting.


- Bound on no. of times process enters / leaves in CS, when another process willing to enter / made request. (Req pending)

\rightarrow P1 entering again & again, not giving chance to P2.




- P1 should give chance to P2 also.

$\Rightarrow H_{req} = 1$



SA



Progress violated.

new P1 can't enter again (Spinlock), will wait for P2 to modify.

P1, P2, P1, P2 ...

Start alternation.

[CS empty → waiting process].

* If P1 → while($flag = -1$) → DL.

* Software Solution

[Peterson's Solution]

Boolean Array → flag
writers → turn.

boolean flag[2]; ← comm SV.
int turn;

Pi

```
do {  
    flag[i] = TRUE;  
    turn = i;  
    while(flag[j] && turn == j);  
    // CS
```

```
    flag[i] = FALSE;  
    // RS  
    turn = TRUE;  
}
```

Pj

```
do {  
    flag[j] = TRUE;  
    turn = i;  
    while(flag[i] && turn == i);  
    // CS
```

```
    flag[j] = FALSE;  
    // RS
```

```
} while(TRUE);
```

flag[j] = true
Pj interested

flag[i] = true,
Pi is interested
in enter into CS

turn = i. It is Pi's
turn to enter into CS

• init, flag[i & j] → false.

Pi

Pi enters writer to enter CS.

while → Pj's turn & also Pi is interested

→ then Pi waits.

(if any one is false) → Pi enters.

exit time → flag[i] = false (not interested).

① Mutual exclusion

Pi : flag[i] = TRUE;

Pj : flag[j] = TRUE;

Pi : turn = j

Pj : turn = i

Pi = while(flag[j] && turn == j);

T F

→ CS.

Pj = while(flag[i] && turn == i);

T F

Spinlock.

• start with Pj → Pj in CS.

② Progress

1 → $P_i = flag[i] = \text{false}$
↳ P_j will exec. while & go via CS.
while($flag[i] \& \& turn == i$)

2 → P_i will inter. again & again (if P_j busy).

③ bounded wait

P_i return
again.

$P_j \rightarrow flag[j] = \text{true}$.


: P_i not allowed, when another P_j is
requesting to inter. into CS.

14/7/19
Sunday

Lecture 4

* HARDWARE SOLUTION :

⇒ Basic Idea :



① * Mutual exclusion using Test() & Set()

do

{

 while(TestAndSet(& Lock));

 // do Nothing

atomic nit
(only 1P will
be TestAndSet
at a time)

// CS

LOCK = FALSE;


// RS

} while(true);

Lock is a shared V.

boolean TestAndSet (boolean *Target)

```
{  
    boolean TV = *Target;  
    *Target = TRUE;  
    return TV;  
}  
                                ↗ Lock value modified  
                                ↘ to True.  
                                ↖ return F.  
init value of Lock = False
```



∴ return F → P1 will enter into CS

⇒ P2

```
    TV = TRUE;  
    *Target = TRUE;  
    return TRUE;
```

∴ while (TRUE); P2 → Spin Lock
(Busy Waiting)

Mutual Exclusion

Date _____
Page _____

(For 1 process, TestAndSet() returns False.
For rest of the processes, TS() returns True -
ME)

② Mutual Exclusion using Swap()

```
do  
{  
    Key = TRUE;  
    while (Key == TRUE)  
        swap(&lock, &Key);  
    // CS
```

```
    lock = FALSE;  
    // remainder Section.  
} while (TRUE);
```


• void swap (boolean *X, boolean *Y)

```
{  
    boolean temp;  
    temp = *X;  
    *X = *Y;  
    *Y = temp;  
}
```

Key is a private V. Each private for each process.

Lock → globally shared V.

Key : initialValue = False.



(contents of lock & key will exchange)

(P1 inside, P2 wait).

when, P1 leaves, Lock = F.

P2 sweeps → Key = F.
∴ enters into CS.

∴ [1 process into CS at given point of time].

Date _____
Page 110

n → Total no. of process.

Date _____
Page 111

* COMPLETE H/W SOLUTION

do

Waiting[i] = TRUE;
Key = TRUE;

while (Waiting[i] && Key)
Key = TestAndSet(& Lock);
Waiting[i] = FALSE;

// CS

$j = (i+1) / n;$

while ($j \neq i$ && !Waiting[j])
 $j = j + 1 / n;$

check
wait
other
process

if ($j == i$)
lock = FALSE;

else
Waiting[j] = FALSE;

useful
for progress

// RS

while (TRUE);

P0, P1 (j)
(L)

until lock & Key = False

W

GN

* n Process $\rightarrow \{P_0, P_1, \dots, P_{n-1}\}$
 \downarrow
 CS (mutual exclusion)

① Mutual exclusion

while (true & true) .
 key = False,
 $\therefore \text{waiting}[i] = \text{False}$.
 $\downarrow P_i$
 CS.
 Now, P_j shouldn't be allowed.
 Now, set & set return true;
 $\therefore P_j \rightarrow \text{Spinlock. } \checkmark$

② When, lock = F, ($j = i$) ;

P_j will enter into CS.
 Also, $\text{waiting}[j] = \text{False}$.
 $\downarrow P_j$ will enter.
 $\therefore \text{while}(\underbrace{\text{waiting}[j]}_{F} \& \& \underbrace{\text{key}}_{T})$.

* either will enable P_j to enter

Date
Page 112

classmate


Date
Page 113

why if else?

if only 1 process, lock = F will allow that process to enter again ($j = i$)

③ Bounded Wait

$P_0 P_1 P_2 P_3 \rightarrow 4 \text{ Processes. } n = 4$.



due to BW, if P_0 after coming out; will check


P_1 ,
 $\downarrow P_1 \rightarrow \text{RS}$

P_2 ,
 $\downarrow P_2 \rightarrow \text{RS}$.

check P_3 .

\Rightarrow but if P_1, P_2, P_3 wants to enter,
 $(P_1 \text{ will enter})$.

if P_1 not willing
 $(P_2 \checkmark)$



$\therefore i=0 \rightarrow P_0 \text{ enters CS. } P_1, P_2, P_3 \text{ in SL.}$

$j = 1 / 4 \Rightarrow 1$

$\text{while}(\underbrace{i \neq 0}_{T} \& \& \underbrace{\text{!waiting}[i]}_{F})$.

$\Rightarrow F$.

$i \neq 0 \Rightarrow 1$

$\therefore \text{Waiting}[1] = \text{False};$

$\therefore P_1 \text{ enters.}$

Now, if P_1 isn't waiting.

$\text{while } (\text{flag}[1] = 0 \text{ } \& \& \text{!Waiting}[1])$

$\underbrace{\quad}_{T} \quad \underbrace{\quad}_{F}$

$j = (1+1)/4 \Rightarrow 2$

- $\text{while } (\text{flag}[2] = 0 \text{ } \& \& \text{!Waiting}[2])$

$\underbrace{\quad}_{T} \quad \underbrace{\quad}_{F}$

$\therefore \text{Waiting}[2] = \text{False}, \therefore (P_2 \text{ will be allowed})$

\Rightarrow BW give chance to all other processes.

(if none will be allowed).

$j = (3+1)/4 = 0.$

$i \neq 0 \Rightarrow 0$

$\text{Jack} = \text{False}; (P_0 \text{ can enter again})$

import of if condition

Date _____
Page 114

classmate
Date _____
Page 115

GATE Qs

(Q1) Consider Peterson's algorithm for mutual exclusion between 2 concurrent processes i and j. The program executed by P_i is shown below:

Repeat $\swarrow P_i \quad \searrow P_j$
— $\text{flag}[i] = \text{true};$
— $\text{turn} = j;$
— $\text{while } (P) \text{ do no op;}$

Enter critical section, perform actions
then exit critical section.

— $\text{flag}[i] = \text{false};$

Perform other non-critical section
actions until false;

For the program to guarantee mutual exclusion, the Predicate p in the while loop should be:

- (a) $\text{flag}[j] = \text{true}$ and $\text{turn} = i$
- (b) $\text{flag}[j] = \text{true}$ and $\text{turn} = j$
- (c) $\text{flag}[i] = \text{true}$ and $\text{turn} = j$
- (d) $\text{flag}[i] = \text{true}$ and $\text{turn} = i$

Q2 A critical Section is a Program Segment,

- (a) which should run in certain specified amount of time.
- (b) which avoids deadlocks.
- (c) where Shared resources are accessed.
- (d) which must be enclosed by a pair of Semaphore operations P & V.

Q3 2 processes P1 and P2 need to access a CS of code consider the following Synchronization construct used by the processes.

P1	P2
<pre>while(true) { wants1 = true; while(wants2 == true) ; // do nothing } // CS wants1 = false } // RS</pre>	<pre>while(true) { wants2 = true; while(wants1 == true); // do nothing . } // CS wants2 = false ; } // RS</pre>

Here, wants 1 and wants 2 are Shared Variables which are initialised to False.

which one of the following statements is true about the above construct?

- (a) It does not ensure mutual exclusion.
- (b) It does not ensure bounded waiting.
- (c) It requires that Process enters the CS in strict alternation.
- (d) It does not prevent deadlock but ensures mutual exclusion.

Soln:

init. wants1 = wants2 = F.

P1 in CS, P2 can enter (in SL).
 \therefore (wants1 = true)

\therefore ME ✓

of concurrent.

\therefore P1 & P2 both in SL \rightarrow deadlock.

both wants 1 & wants 2 = true.

(c) P1 can enter any no of times.

Q4 Consider the methods used by process P₁ and P₂ for accessing their Critical Sections whenever needed as given below.

The initial values of Shared boolean Variables S₁ and S₂ are randomly assigned.

Methods used by P₁

while(S₁ == S₂);

Critical Section

S₁ = S₂;

Methods used by P₂

while(S₂ != S₁)

Critical Section

S₂ = not(S₁)


→ Which one of the following statements describes the properties achieved?

- (a) Mutual exclusion but not progress
- (b) Progress but not mutual exclusion.
- (c) Neither mutual exclusion nor progress.
- (d) Both mutual exclusion & progress.

Sal ⁿ	S ₁	S ₂
P ₁ in CS	T	T
	[T F] F	F [T F]

x

→ P₁ in CS



(a)
⇒ Strict alternation ✓

P₁ P₂ P₁ P₂ ...

: Progress violated (P₁ can't enter again, will wait for P₂)

Q5 The enter_CS() and leave_CS() functions to implement critical section of a process are realized using testandSet instruction as follows:

void enter_CS(x)

{
while (testandSet(x));
}
//CS.

void leave_CS(x)

{
n=0;
}

n
[0] 1

In the above Solution, x is a memory location associated with the CS and is initialised to 0. Now consider the following Statement.

- S1: The above solution to CS problem is deadlock free.
 S2: The Solution is starvation free.
 S3: The process enters CS in FIFO order.
 S4: More than 1 Process can enter CS at the same time.

Which of the above statements are true?

- (a) 1 only.
- (b) 1 & 2.
- (c) 2 & 3.
- (d) 4 only.

- S1: ✓ P1 will enter [no starvation]
 S2: Proper defined order \rightarrow h/w solution (turns).

Here, no starvation \times in h/w.

- S3: X (no order here)

- S4: X.

* SEMAPHORE

→ Semaphore used for synchronization purpose
[Synchronization tool]

→ Variable upon which we perform:

\rightarrow wait() — PC	(indicated)
\rightarrow signal() — V()	(implemented by Pthread library)
decr. oper.	wait \rightarrow pde..
(test variable s)	signal \rightarrow Vardecre

* wait() operation on Semaphore V. (atomic opn)

```

    wait (Semaphore S)
    {
      while (S <= 0);
      test
      S--;
    }
  
```

```

    Signal (Semaphore S)
    {
      S++;
    }
  
```

If $S = \text{tvc value}$,
decrem by 1.


* Mutual Exclusion using Semaphores

* Semaphore mutex = 1 ;

```

do
{
    wait(mutex);
    // CS
    signal(mutex);
    // RS
} while (true);

```



- P1 calls `wait(mutex)`
mutex=0

Now, P2 wants to enter.

- calls `wait(mutex)`.
: enters spinlock.

When P1 comes out, exec `signal(mutex)`
mutex = 1 .

P2 now enters by exec `wait(mutex)`
(P2 enters) ; mutex=0 .

: Mutual exclusion ✓

* Types of Semaphores:

1. Counting Semaphore

↳ Value of S, is countable value
(no limit).

2. Binary Semaphore

↳ value of S = {0, 1}

* Counting S → used in resource allocation.

↳ avail [3] (Places who wants resource)
Semaphore avail = 3


```

do
{
    wait(avail);
    // CS
}
    
```

```

[release(avail)]
// RS
} while (true)
    
```

⇒ {P1, P2, P3, P4}



- P1 calls `wait(avail)`
avail=2 .

- Now, P2 calls `wait(avail)`
avail=1 .


- P3 calls `wait()`
avail=0 .

$\Rightarrow P_4$ calls `wait(sav)`:
Spinlock

when P_1 performs `signal(sav)`.
 $a_{avail} = 1$

Now, P_4 can enter CS. (as avail that
resource)

* Binary Semaphore



In concurrent exec: equal prob to execute S_1 / S_2 first.

(Suppose dependency b/w S_1 & S_2 ; same opnd)
execute S_1 first then S_2 . [data dependency]

init $S=0$.

only after exec $S_1 \rightarrow S_2$ can be exec.



If $S=1$ initially, fail X

classmate Date _____ Page _____

$S=0$

\emptyset	P_1	P_2	P_3	$S_a=0; S_b=0.$
	$S_1;$	$\text{wait}(S_b)$	$\text{wait}(S_b)$	
	$\text{signal}(S_a)$	$S_2;$	$S_3;$	


Order of execution must be: $S_1 \rightarrow S_2 \rightarrow S_3$

\Rightarrow Single semaphore $a=0$:

Problem

P_1	P_2	P_3
$S_1;$	$\text{wait}(a)$	$\text{wait}(a)$
$\text{signal}(a)$	$S_2;$	$S_3;$

$S_1 \rightarrow S_2 \rightarrow S_3 / S_1 \rightarrow S_3 \rightarrow S_2$



: [Use 2 Semaphore Variables]

\emptyset	P_1	P_2	$a=0$
	$S_1;$	$\text{wait}(a)$	
	$\text{signal}(a)$	$S_2;$	

\emptyset	P_1	P_2	$a=0$
	$S_3;$	$\text{signal}(a)$	
		$S_4;$	


Try : $S_2 \rightarrow \dots$

Date _____
Page 126

Order of execution \rightarrow

$S_1 \rightarrow S_2 \rightarrow S_4 \rightarrow S_3$


$a=0, b=0, c=0;$



2 Semaphore V [mino of Semaphores]

Drawback:

`wait(mutex);
//CS
signal(mutex);`



when 1 process in CS, other processes are in SL (waiting CPU cycles executing ;)

: Modified implementation of wait() & Signal() operations.

* Modern Implementation

`wait(Semaphore S)`

{ $S--;$

if ($S < 0$)

Place Process in Queue;
Block();

}

`Signal(Semaphore S)`


{ $S++;$


if ($S \leq 0$)

Remove Process from Queue;
unblock();

}

`mutex=X | 0 & 0`





* Deadlock

- when none of the processes can enter into CS.

Semaphores $a=1, b=1$;

CPU	
P1	P2
$a=0 \rightarrow P(a);$	$P(b), \leftarrow b=0$
$\times P(b);$	$P(a) ; \times$ (wait : $a=0$)
//CS	//CS
$V(a);$	$b=1 \leftarrow P(b);$
$V(b);$	$V(a);$

can enter into CS.

(Only 1 sequence shows deadlock → deadlock)
(No reverse → deadlock: deadlock free).

Date _____
Page _____

$a=1, b=1$;

P1	P2
$a=0 \leftarrow P(a);$	$P(a) ; \times$
$b=1 \leftarrow P(b);$	$P(b) ; \times$
//CS	//CS
$V(a);$	$V(a);$
$V(b);$	$V(b);$

(after $V(a)$, can switch to P2: $P(a)$)

(P1 can enter CS)

[No deadlock].

Date _____
Page _____


CPU	
P1	P2
$a=0 \rightarrow P(a);$	$P(b) ; \leftarrow b=0$
$\times P(a);$	$P(b) ; \times$
//CS	//CS
$V(a);$	$V(b);$
$V(a);$	$V(b);$

[Obviously, causing deadlock].




↓

eg an Semaphore.



[starvation], if both think that one will go to store & get

[banned milk Prob]; both go to store at same time.



(when $S=1$); CS is empty
- anyone can wait(S) & enter.

Q Semaphore $a=1, b=1, c=1, d=1$:

	P1	P2	P3
$a=0$	$p(a)$;	$p(b)$; $b=0$	$p(a)$ \times
$\times p(b)$;	$p(c)$; $c=0$	$p(c)$ \star	
$p(c)$;	$p(a) \times$	$p(b)$	
$//CS$	$//CS$	$//CS$	
$V(a)$	$V(b)$	$V(a)$	
$V(b)$	$V(c)$	$V(c)$	
$V(c)$;	$V(a)$	$V(b)$	

↓ combin.
concur.
DL.

∴ Deadlock.

Q Semaphore $a=1, b=1, c=1, d=1$:

	P1	P2	P3
$a=0$	$p(a)$;	$p(b)$; $b=0$	$p(a)$ \times
$\times p(b)$;	$p(c)$; $c=0$	$p(c)$ \star	$p(d)$ \star
$p(c)$;	$p(d)$; $d=0$	$p(b)$ \times	
$//CS$	$//CS$	$//CS$	
$V(a)$	$V(b)$	$V(a)$	
$V(b)$	$V(c)$	$V(c)$	
$V(c)$	$V(d)$	$V(d)$	
$V(d)$		$V(b)$	

$[P_3 \rightarrow P_2]$

Q Semaphore $a=1, b=1, c=1, d=1$:

	P1	P2	P3
$a=0$	$p(a) \star$	$p(b)$; $b=0$	$p(a)$
$c=0$	$p(c)$;	$p(c) \star$	$p(c) \star$
$\times p(d)$;	$p(d)$;	$p(d)$ \downarrow	
$//CS$	$//CS$	$//CS$	
$V(a)$	$V(b)$	$V(a)$	
$V(b)$	$V(c)$	$V(c)$	
$V(c)$	$V(d)$	$V(d)$	
$V(d)$		$V(a)$	

Deadlock tree

$[N_a] \text{ deadlock}$

↓ Proc enter.

Early 1 Proc en [enter].

Solution to PC problem using Semaphores.

Date: _____
Page: 132

* Producer-Consumer Problem

Semaphore mutex = 1, full = 0, empty = n;

Producer

```
do {  
    // mutual excl.  
    {  
        wait(mutex);  
        produce cont  
        access when buffer  
        is full.  
        signal(empty);  
        signal(mutex);  
    }  
    b4 adding item  
    // Adds an item  
    signal(mutex);  
    signal(full);  
}  
while(true);  
           → no. of full items  
           increase.
```

Consumer

```
do {  
    consumer cont access when buffer  
    is empty.  
    → no. of full locations  
    decrease.  
    wait(mutex);  
    wait(full);  
    unit(mutex);  
    // takes item from buffer  
    signal(mutex);  
    signal(empty);  
}  
while(true);
```

- 3 conditions

- (i) Producer is allowed to access buffer when buffer is full.
- (ii) Consumer is not allowed to access buffer when buffer is empty.
- (iii) Both Producer & consumer must access the buffer in a mutually exclusive manner.

P	C
empty = n-1	full = 0
mutex = 0	mutex = 0
(P adds item on buffer)	(consumer item from buffer)

mutex = 1
full = 1
empty = 1

$$\begin{aligned} n &= 5 \\ \rightarrow & full = 2, empty = 3 \\ & empty = 3, full = 2 \\ & mutex = 1 \end{aligned}$$

mutex = 0

[little modification in code]

Suppose,

~~wait(mutex)~~ *
~~wait(empty)~~ *
wait(mutex) *
wait(full) *

full = 1, empty = n-1

Deadlock

* Reader's Writer's Problem

Condition needs to be satisfied:

- (i) only 1 writer is allowed to perform write operation at a time.
- (ii) Any no. of readers are allowed to perform read operation at a time.
- (iii) When writer is performing write operation, reader is not allowed and vice-versa.

→ Solution to RW Problem using Semaphores:

Semaphores mutex = 1, wrt = 1;
wrt readCount = 0;

How many
readers are
performing
readOp now?

do achieve
mutual exc.
while
updating
readCount

used by Writer
Process, to make
only 1 writer to
perform WriteOp
(max among
writer Process)

- Readers must update readCount var in a
mutually exc way.
∴ Race conditions → incorrect result.

[Only 1 process can update ReadCount etc
time].

Writer

only 1 writer can perform
write operation at a time.



```
do
{
    wait(wrt);
    // write operation is performed
    signal(wrt);
} while(True);
```

Reader

```
do
{
    wait(mutex);
    readCount++;
    if (readCount == 1) then wait(wrt);
    Signal(mutex);
}
```

// Read operation is performed

```
wait(mutex);
readCount--;
if (readCount == 0) then Signal(wrt);
Signal(mutex);
} while(True);
```



Philos
CS → Parallel

Philos B2

* Problem: when all philosophers are hungry,
everyone will take哲学家 (CS).

- first wait()
- second wait() X, [Cont eat]


→ Apart from outside room, who will allow only 4 person in the room.

Solⁿ¹: 4 Philos → 5 CS.
[1 process → 2 resources, No deadlock]

Solⁿ²: Perform locking of the CS, only when 2 is available.

Solⁿ³: Asymmetric soln.
(Even Philosophers, Odd philosophers).

Take the right CS
Wait & then left CS
Take the left CS first & then right CS



* All these solns are deadlock free, but not starvation free.

GATE Qs

Q.1 Suppose we want to synchronize 2 concurrent Process P & Q using binary Semaphores S and T.
The code for the process P & Q is shown below:

Process P

```
while (1)  
{  
    w:
```

```
    print '0';  
    print '0';
```

} X:

Process Q

```
while (1)  
{  
    Y:
```

```
    print '1';  
    print '1';
```

} Z:

Synchronization Statements can be inserted only at points: w, x, y, z.

(1) Which of the following will always lead to an output starting with 001100110011

(a) P(S) at W, V(S) at X, P(T) at Y,
 $V(T)$ at Z
 (S & T initially 1) $\downarrow 01010011$

(b) P(S) at W, V(T) at X, P(T) at Y,
 $V(S)$ at Z
 (S initially 1, T initially 0)

(c) P(S) at W, V(T) at X, P(T) at Y,
 $V(S)$ at Z
 (S and T initially 1) $\downarrow 01011001$

(d) P(S) at W, V(S) at X, P(T) at Y, V(T) at Z
 (S initially at 1, T at 0)
 $\downarrow 000000$

(e) S=1, T=1

P(S) P(T)

V(S) V(T)

00111 X

(b) S=1, T=0
 $S=0$
 $P(S)$ P(T) $T=0$
 $V(T)$ $V(S)_{S=1}$
 (strictly alternating binary numbers) $\downarrow 00110011$

(no interleaved see while printing values)

P&PQ ✓

(a) Which of the following will ensure that the output string never contains a substring of the form 01^n0 or 10^n1 where n is odd.

(a) P(S) at W, V(S) at X, P(T) at Y,
 $V(T)$ at Z
 (S & T initially 1) VI

(b) P(S) at W, V(T) at X, P(T) at Y,
 $V(S)$ at Z
 (S & T initially 1)

(c) P(S) at W, V(S) at X, P(S) at Y,
 $V(S)$ at Z
 (S initially 1)

(d) V(S) at W, V(T) at X, P(S) at Y
 $P(T)$ at Z
 (S & T initially 1).

(e) $S=0$ $T=0$ 010
 $P(S)$ P(T) 0110.
 $V(S)$ V(T).
 ✓

010 / 101 → should be there.

$s=0$ $s=1$
 $P(S)$ $P(S)$

$s=1$ $V(S)$ $V(S)$

001100111100...
 $s=1, t=1$
 $V(S)$ $P(S)$
 $V(T)$ $P(T)$

$\downarrow V(S); s=1, \downarrow BS = s=1$

The P and V operations on counting semaphores where S is a counting semaphore are defined as follows:

$P(S): s = s - 1$

$\downarrow s < 0$ then wait; ✓

$V(S): s = s + 1$

$\downarrow s \leq 0$, then wakeup a process awaiting on S ↴

Assume that P_b and V_b are the wait() and signal() operations on binary semaphores respectively.

Date _____
 Page 143

classmate

Date _____

Page 143

2 binary semaphores X_b and Y_b are used to implement the semaphore operations $P(S)$ and $V(S)$ as follows:

$P(S): P_b(X_b);$

$s = s - 1;$

$\downarrow (s < 0)$

{

$V_b(X_b);$

$\times P_b(Y_b);$

} else

$V_b(X_b);$

$V(S): P_b(X_b);$

$s = s + 1;$

$\downarrow (s \leq 0) V_b(Y_b);$

$V_b(X_b);$

wait ($Y_b = 0$)

wakeup
a process
when Proc
is sleeping
 $(Y_b = 0)$

The initial values of X_b and Y_b are respectively:

- (a) 0 and 0
- (b) 0 and 1
- (c) 1 and 0
- (d) 1 and 1

(a) $0 - X_b \quad X_b - 0$

$X_b = 1$
 \downarrow
 $s = s - 1$

comp. PCS) with P(S).

Q4 At a particular time of computation, the value of the counting semaphore is 7. Then 20 P() operations and 15 V() operations were completed on this semaphore. The resulting value of semaphore is : 2

$$\text{Sem} : S = 7$$

$$20 \text{ P}() \& 15 \text{ V}() =$$

$$\begin{array}{rcl} \downarrow & & \downarrow \\ 20-20 & & 7+15=22 \\ =2 & & \end{array}$$

P(): wait()
V(): signal()

Q5 A counting S was initialized to 10. Then 6 P() operations and 4 V() operations were completed on this semaphore. The resulting value of S = 8.

Q6 Each Process $P_i, i=1, 2, 3, \dots, 9$, is coded as follows:

```
Repeat
  P(Mutex),
  {Critical Section}
  V(Mutex);
Forever
```

The code for P_9 is identical except that it uses V(Mutex) in place of P(Mutex). What is the largest no. of process that can be inside the CS at any moment?

- (a) 1
- (b) 2
- (c) 3
- (d) None of the above


P10
Repeat

V(Mutex)

{CS}

V(Mutex);

Forever.



(All Processes).

[P10 helps all processes to enter into CS].



* Fetch and add of x , i is atomic read-modify write instruction that reads the value of memory location x , increments it by the value of i and returns the old value of x . It is used in the pseudo code shown below to implement a busy wait lock.

L is an unsigned Integer Shared Variable initialized to 0. The Value of 0 corresponds to lock being available while any non-zero value corresponds to the lock being not available.

AcquireLock(L)

init L=0

```
{ while (Fetch_and_Add(L, 1))
    L=1;
}
```

//CS

ReleaseLock(L)

```
{ L=0;
}
```

This implementation:

- yields as L can overflow.
- yields as L can take on a non-zero value when the lock is actually available.

- Date _____
Page _____
- Date _____
Page _____ 147
- (c) works correctly but may starve some process.
(d) works correctly without starvation.


Soln:

L | 0 | 0000
2000

L=0 | 0 | X 2.
L=0.

L=1

→ Fetch and add → increment by 1; returning old value.



P2
L=1 (CS then modifying value of L).

L takes a non-zero value even when L is avail.

Q8. The following 2 functions P_1 and P_2 that share a variable B with an initial value of 2 execute concurrently. $B=2$

```

 $P_1()$             $P_2()$ 
{
    C = B - 1;
    B = 2 * C;
}
{
    D = 2 * B;
    B = D - 1;
}

```

The no. of distinct values that B can possibly take after the execution is 3.

1. $C=1, B=2, D=4, B=3$
2. $D=4, B=3, C=2, B=4$
3. $C=1, D=4, B=3, B=2$
4. $C=1, D=4, B=2, B=3$
5. $D=4, C=1, B=2, B=3$
6. $D=4, C=1, B=3, B=2$ X


Q9. A Shared Variable X initialised to 0 is operated on by 4 concurrent processes W, X, Y, Z as follows.

Each of the processes W and X reads X from memory, increments by 1 and stores it to memory & then terminates.

Each of the process Y and Z reads X from memory, decrements by 1, stores it to memory & then terminates.

Each Process before reading X invokes the $P()$ operation on a counting semaphore S and invokes the $V()$ operation on the Semaphore S , after storing X to memory.

Semaphore S is initialised to 2. What is the max. possible value of X after all process complete execution?



→ Dining Philosopher

Q10. Let $m[0], \dots, m[4]$ be mutexes and $p[0], \dots, p[4]$ be processes. Suppose each process $p[i]$ executes the following:

$p[i]$

$\text{wait}(m[i]);$
 $\text{wait}(m[(i+1) \bmod 4]);$
// CS
 $\text{release}(m[i]);$
 $\text{release}(m[(i+1) \bmod 4]);$

This could cause:

- (a) Thrashing.
- (b) Deadlock.
- (c) Starvation but not deadlock.
- (d) None of the above.

$p[0]$.

$\text{wait}(m[0]).$ → Many are taking 1 CS & waiting for another.

Date _____
Page 150

Date _____
Page 151

Test Paper

9. Priority & WT. \rightarrow FCFS
 $TQ = 4$

\Rightarrow Preemptive FCFS / RR.

12. $P_1 P_2 P_3 P_1.$ (2 pages)
[Reading 1 P. twice].

14. $Y > X > 0.$

$P(\text{running}) > P(\text{ready}) > P(\text{new}).$
Technically non-Preemptive.

FCFS.

11.

10/1/19
Saturday


Lecture 5

- * Disk Scheduling
 - * Protection & Security
 - * Unix System calls & related OS [Commands not there]
 - * Speaking.
- } Not in Gate.

DEADLOCKS

System Model


- 1) Request
 - 2) Use
 - 3) Release
- Any process who wants to use the resource, may it be allocated.
 $P_1 \rightarrow R_1$
 P_1 uses it, then release R_1 .
- ↓
1. Consumable
2. Reusable
- ↓
resource will be consumed by the process.
[like msg, write, signals].
- ↓
resource can be used again & again.
[printer → must buy agn].
- ↓
work to Shareability.
↳ Shareable (files store)
↳ Non-Shareable resources.
(Printer).





P_2 waiting for resource held by P_1 .

Real time examples:

→ like Semaphore, to resolve Jam.



None of the vehicles can proceed in any direction



[Shareable res]

Date _____
Page 154

* Proper Synchronization can avoid deadlock.


* Deadlock Characteristics

→ conditions for the occurrence of deadlock.

1. Mutual Exclusion
 2. Hold & Wait
 3. No preemption.
 4. Circular Wait
- } Necessary conditions
- sufficient condition

→ If CW → Deadlock.

1) Mutual Exclusion



At any time, only 1 P can operate a resource. (hold)
∴ Non-Shareable.

Here, ✓

2) Hold & Wait

P1 holding R1 & waiting for R2.

(Hold & W → ✓)


3) No Preemption

No resource can forcibly preempted from process holding it.

(P2 can't switch R2 from P2)


- If preemption → No DL.

4) Circular Wait




→ Circular Wait

sufficient cond'n.



* Resource Allocation Graph (RAG)



P₂ holding both R₁ & R₂ (1 instance each),

* RAG: Purpose

- After drawing RAG, if this Graph forming cycle → possibility of DL (may/may not).
If no cycle → No DL.

Use cycle detection algorithm.

* Deadlock Handling Methods

- deadlock prevention/avoidance/detection/recovery.

* Ostrich algorithm → "we can pretend, there is no deadlock".

[Ostrich keeps head inside Sand, pretending there is no storm].

Ostrich Algorithm

① Deadlock Prevention:


If we prevent one of the conditions of DL, DL can be prevented.

- (i) Mutual Exclusion
(ii) Hold & Wait.
(iii) No preemption
(iv) Circular Wait.

[cont. Prevail]

(i) ME must hold for non-sharable resources.

(ii)



- 1 Protocol: allocated R₁, R₂ prior to start of execution.


[this will wait until].
Here, P₁ execute R₁, then P₂.

- 2 Protocol: Process can request another resource, only when it has none.

(iii) No-preemption

- No resource can be forcibly preempted from P₂.
- If P₁ req R₂,
R₂ is not alloc. imm to P₁.
P₁ needs to release all resources.

(iv) Circular Wait prevention




$$\begin{array}{l} P_1 \rightarrow R_2 \quad P_3 \rightarrow R_4 \\ P_2 \rightarrow R_3 \quad : \\ : \\ P_n \rightarrow P_{n+1} \quad : \end{array}$$

② Deadlock Avoidance

- 1 Safe State Method.
- 2 Resource Allocation Graph Method.
- 3 Bank's Algorithm.

1. Safe State Method



classmate
Date _____
Page _____

MAX Alloc Available

	MAX	Alloc	Available
P1	6	2	3
P2	5	1	1
P3	3	1	

$AV = 3 + 6$

compute need? [max - Alloc]

$\checkmark P_1 \quad 4$
 $\checkmark P_2 \quad 4$
 $\checkmark P_3 \quad 2$

$\langle P_3, P_1, P_2 \rangle$
 $\langle P_3, P_2, P_1 \rangle$

safe state seq.

$\therefore AV = 3$.

$\because P_3$ completed, $AV = 1$, \therefore max & added to available

→ First Process to be finished: P_3 .

2. Find the Safe State Sequence

	MAX	ALLOC.	TOTAL
P1	10	5	12
P2	4	2	
P3	6	3	

$AVail = 12 - 4 = 8$

$2 + 2 = 4 + 3 = 7 + 5 = 12$

Need.

$\checkmark P_1 \quad 5$
 $\checkmark P_2 \quad 2$
 $\checkmark P_3 \quad 3$

$\langle P_2, P_3, P_1 \rangle$
 ↴ safe state seq. (unique).

→ if total = 11, avail = 1 : DL

Q1		MAX	ALLC.	Aval
P1	6	2		
P2	4	12		
P3	7	4		

Need		✓ 4/8/10
↑ P1	4	
↑ P2	2	
↑ P3	3	

$\{P_2, P_1, P_3\}$
 $\{P_2, P_3, P_1\}$
 2nd state seq.

Q2		MAX	All	Aval
P1	6	1		
P2	4	0		
P3	7	2		

1st being in Sop State, min Vol = λ .

P1	5	
P2	4	
P3	5	

Q. if $\lambda = 4$, $0+4=4$ cont prnt
 P1 & P3.

$$\lambda = 5 + 1 = 6 + 0 = 6 + 2 = 8$$

$\langle P_1, P_2, P_3 \rangle \checkmark$

(3! orders) \checkmark

Q1		MAX	Allc.	Aval
P1	9		1	$\lambda = ?$
P2	5		1	
P3	7		2	

Total = 9

Need

P1	8	Min = 4
P2	4	\checkmark
P3	5	$\langle P_2, P_3, P_1 \rangle$ 1 item.

Min = 8 \checkmark 8

$\langle P_3, P_2, P_1 \rangle$

$\therefore \lambda = 5 \checkmark$

[Multiple uses]

Date _____
Page _____

152

3 * Banker's Algorithm makes use of:

⇒ Safe State Algorithm

res.

MAX → Matrix [R₁, R₂, ..., R_m]
[P₁, P₂, ..., P_n] (n & m: diff)
Process

⇒ MAX[i][j] = K → matrix

P_i requests max of K no. of resources
of type R_j.

⇒ $\frac{\text{MAX}}{R_1 R_2 \dots R_m}$
P₁
P₂
:
P_n

⇒ Alloc[i][j] = t → matrix.

→ for P_i, already t instances of resource
type R_j is allocated.

Alloc
R₁ R₂ R₃ ... R_m
P₁
P₂
:
P_n

⇒ Available → Vector.

↳ R₁ R₂ R₃ ... R_m

Available[j] = p.

→ For resource type R_j, p instances are
currently available.

⇒ Total

↳ R₁, R₂, R₃, ..., R_m

Total[j] = b.

→ For resource type R_j, b instances
are totally present.

⇒ need[i][j] = MAX[i][j] - Alloc[i][j]

S-1: Total resources : R₁, R₂, ..., R_m
Total Process : P₁, P₂, ..., P_n

[n processes, m resources]

init: $\forall i, w[i] = \text{FALSE}$ $\forall j, i=1 \dots n$

→ no process completed right now

(283 in last)
Copy into Work V & update Work Y
Date _____
Page 154

Work = Available

S-2]	Need (Max - Allocn)
P1	R1 R2 R3 ... Rm
P2	
P3	
Pn	

(i) Identify P_i based on 2 cond'n's:

- $\text{FINISH}[i] = \text{False}$ ← Avail.
- $\text{Need}[i] \leq \text{Work}$

[if no process is found, go to S-4]

S-3] Resources need to be reallocated & added to work[] [after Process finishes].

• Work = Work + Allocation; (like in SS)
• $\text{Finish}[i] = \text{TRUE}$;

S-4] $\text{Finish}[i] = \text{TRUE}$, for each & every Process, then System is in Safe State.

All Processes are completed.

S-1

classmate
Date _____
Page 165

a

P _i	MAX			ALLOC		
	R ₁	R ₂	R ₃	R ₁	R ₂	R ₃
P ₁	6	4	3	1	2	2
P ₂	7	1	2	5	0	1
P ₃	5	3	2	3	3	1

Avail

R₁ R₂ R₃
2 2 2

Frid the Safe State Sequence.

• Work = R₁ R₂ R₃
X X X
X X X
10 5 8
13. 7. 6.

• Need (computed),

	R ₁	R ₂	R ₃	
P ₁	3	2	1	{ < P ₂ , P ₃ , P ₁ > }
P ₂	2	1	1	{ < P ₂ , P ₁ , P ₃ > }
P ₃	2	0	1	Safe State Seq.

(it can start with P₂ also.)

* This application is even in Banks.

- Q A Computer System uses the Banks' Algorithm to deal with deadlocks. Its current state is shown in the table below where, P_0, P_1, P_2 are processes; R_0, R_1, R_2 are resource types;

MAX			ALLOC			
R_0	R_1	R_2	R_0	R_1	R_2	
P_0	4	1	2	P_0	1	0
P_1	1	5	1	P_1	0	3
P_2	1	2	3	P_2	1	0

Avail		
R_0	R_1	R_2
X	X	0
2	5	1


(4, 5, 5)
→ 3, 5, 3^t

Find the safe state seq.?

Max-Alloc		
Need		
R_0	R_1	R_2
3	1	0
1	2	0
0	2	1

Safe State Seq.
 $\langle P_1, P_2, P_0 \rangle$.

2. Resource Allocation Graph Method




- B4 allocating R_2 to P_1 , it needs to check all the claim edges, $\therefore (P_2 \rightarrow R_2)$.
(is it cause DL in future/not).

③ Deadlock Detection

- (i) Single Instance (of each resource type) (ii) Multiple instances of each resource type.

construct wait-for-Graph.
in WFG, we only have
Process
(dependency is shown)



If cycle: Deadlock
If no cycle: No Deadlock

- (ii) Deadlock Detection Algorithm
(quite similar to Bank's Alg.).
4 Step: Finish[i] = False, for every 1 Process
(at least)

Date _____
Page 168

4.2.

classmate
Date _____
Page 169

eg:	MAX			Alloc			Avail		
	R1	R2	R3	R1	R2	R3	R1	R2	R3
P1	3	3	3	1	1	1	0	2	2
P2	2	2	2	1	0	0			
P3	4	4	4	0	0	1			

[No process can be completed]

Deadlock

④ Deadlock Recovery

1. Process Termination
2. Resource Preemption

1. Process Termination

→ 1 process will be terminated at a time.
→ Terminate all process in deadlock.

→ terminate process by process.
unless DL recovery

2. Which process to be selected for termination?

SC : How much % of the Process is completed?
Priority / Type of the Process?

2. Resource Preemption

→ Selecting a Victim (from which resources are preempted)

→ Rollback (Taking all resources from Process).

- When we take out resources & it is repeatedly happening on same Process.

Lead to Starvation

How to overcome?

* Cost: No of rollbacks performed on the Process.

(Process with the minimum cost is selected).

GATE Qs

Q1. Which of the following is not true? a) deadlock prevention & deadlock avoidance schemes?

(a) In Deadlock Prevention, the request for resource is always Granted, if the resulting State is safe.

Snatch resources
Process holding it

Date _____
Page _____ 170

- (b) In DL avoidance, the request for resource is always Granted, if the resulting State is safe.
- (c) DL avoidance is less restrictive than DL Prevention
- (d) DL avoidance requires knowledge of resource requirements apriori.

(e) In DL P, we don't know what is Safe State & Unsafe State.

(f) PL Prevention → open at root level
(So more restrictive)

Q2. In a Single Processor System, has 3 resource types X, Y and Z, which are shared by 5 processes. (total)

There are 5 units of each resource type. Consider the following scenario where the column alloc denotes the no. of units of each resource type allocated to each process & the column request denotes the no. of units of each resource type requested by a Process in order to complete execution.

Which of these Processes will finish last?

Req C need

classmate
Date _____
Page 172

alloc req. ref

	X	Y	Z	total	need
P0	1	2	1	4	2
P1	2	0	2	4	3
P2	2	2	2	6	1
					6

	P0	P1	P2	need	total
P0	0	2	0	2	2
P1	2	0	2	3	4
P2	2	2	2	2	6
				7	12

avail: [0 2 2]

	2	1	3
P0	2	1	3
P1	3	3	4

<P1, P0, P2> 4 5 6 7

safe state ✓

Q3 Which of the following is not a valid deadlock prevention scheme.

- (a) Release all resources before requesting a new resource.
- (b) No. the resource uniquely & never repeat a lower no. resource than the last one requested.
- (c) Never request a resource after releasing any resource.
- (d) request & be allocated all required resource before execution.

Q4 An OS contains 3 user processes, each requiring 2 units of R. The minimum no. of units of R such that no deadlock will ever arise is:

- (a) 3
(b) 5
(c) 4
(d) 6

	R1	R2	R3	need
P1	2	2	2	2
P2	2	2	2	2
P3	2	2	2	2

	P1	P2	P3
P0	2	2	2
	2	2	2

Soln:

P1	1	1
P2	1	1
P3	1	1


R=3

(at least 2 P will get 2 resource)

Q5 A computer system has 6 tape drives with n processes competing for them. Each process may need 3 tape drives. The max value of 'n' for which the system is guaranteed to be deadlock free is:

- (a) 2
 (b) 3
 (c) 4
 (d) 1

P₁ 20
 P₂ 23
 P₃ 23



Q.6 Two Shared resources R₁ and R₂ are used by process P₁ and P₂. Each process has a certain priority for acquiring each resource.

Let T_{ij} denote the priority of P_i for acquiring R_j.

The P_i can snatch a resource R_k from Process P_j if T_{ik} is greater than T_{jk}.

P_i -> steel P_j
 → R_K

Given the following:


classmate
 Date _____
 Page 174

1. T₁₁ > T₂₁
2. T₁₂ > T₂₂
3. T₁₁ < T₂₁
4. T₁₂ < T₂₂.

Which of the following conditions ensure that P₁ and P₂ can never deadlock?

- (a) 1 & 4
 (b) 2 & 3
 (c) 1 & 2
 (d) None.

1. ✓
 2. ✓
 3. ✗



- (a) 1 and 4 T₁₁ > T₂₁, T₁₂ < T₂₂.
 (both Snatching from each other)

- (c) 1 & 2 P₁ will snatch R₂
 P₁ will keep hold of R₁

F. THREADS


→ Mult. threads in a Process
→ 3-4 Q.S.

- Light Weight Process (LWP)
- Process contains several threads

e.g. WA → App Process.
 · Thread shows suggestions while typing.
 · (loading img is another thread).
 · (1 thread : accepts I/P).

* Thread contains:

- thread id
- Prog Counter
- register Set
- Stack



- Every thread: own register / Stack.

(Share code, data & files)

↳ multi-Threading.

→ used in Multi-Processor architecture

CPU₁ — T₁, CPU₂ — T₂.

- resource Sharing.

↳ resource can be shared by multiple processes/threads.

(i) Open on Thread → open on Process

(ii) T: Switching
 T: Creation
 T: Termination } S → Process C
 T. }

(iii) Threads belong to some Process
 (1 T can run in another T)

But, process can be independent, doesn't communicate w/ each other

- 1 T can run, other T can be blocked.

- State diagram of Process, similar to T.

↳ But, no Suspended State in T.
 (Process Level Concept)

↳ Suspended: P1 in SM.

(all curr threads are in SM).

lecture 6

* Types of Thread: (Vimp)

1) ULT

- User Level Thread.
- Kernel doesn't have any info abt ULT [no idea, how many ULT in a process]
- ULT

→ Advantages: faster, efficient, simple representation, simple management & cheaper; much simpler; everything is not reported to kernel; fast ↴

Disadvantages: Kernel doesn't have idle diag (PTO) Non-Blocking System Call must be implemented. (Blocking 1 ULT, will block entire process).

2) KLT

- Kernel Level Thread.
- Kernel has complete info abt KLT.

→ Advantages: Kernel has complete understanding of no. of KLT in each process. allocates more no. of TQ to more threaded process. ($TQ \rightarrow ad(KLT)$)

- No need for Non-Blocking System Call. (Blocking of 1 Thread will block only that thread, not entire process).

Disadvantages: They are slow & inefficient as everything needs to update to kernel.

- [More Kernel intervention]
- It will maintain a thread central block (additional burden)

Date _____
Page _____
11/11/11
H9

Date _____
Page _____
11/11/11
P1
ULT
P2
1000 ULT
→ deserve more attn
of TQ.
ULT

- Kernel allocates equal TQ to both P1 & P2.

: Kernel don't have any idea abt ULT ↴

GATE QS

Q.1 Consider the following statements about User Level Threads & Kernel Level threads. Which one of the following is false?

- Context Switch time is larger for KLT than ULT.
- ULT do not need any hardware support.
- Related KLT can be scheduled on different Processors in a multi-Processing System.
- Blocking 1 KLT blocks all related threads.
- Blocking 1 KLT blocks only that part-thread.
- True, : KLT → slower & inefficient.

Q.2 Consider the following statements with respect to User Level Threads & KLT.

- S-1] Context Switch is faster with KLT. F

S-2] For VLT, a system call can block the entire process. T

S-3] KLT can be scheduled independently. T

S-4] VLT are transparent to the Kernel. F.

Which of the above are true?

- (a) 2,3 & 4 only
- (b) 2 and 3 only
- (c) 1 and 3 only
- (d) 1 and 2 only

⇒ S-1: CS is faster with VLT (F)

S-2: It needs to implement NBSC (T)

S-3: Kernel has complete info abt KLT.
∴ It will schedule independently
the TQ. (T) ✓

S-4: Kernel doesn't have any info (F)

Q3 Which of the following is False?

- (a) VLT are not scheduled by the Kernel.
- (b) Context Switching between VLT is faster than context switching b/w KLT.
- (c) When a VLT is blocked, all other threads of its process are blocked.
- (d) KLT can't utilize multi-processor system

Date Page 180

by splitting threads on different processors or cores.

→ Main advantage: multi-processor
a) Thread Architecture
(each thread given to each CPU/core)

For VLT → implemented by user
↳ cont split itself & assign to diff
CPUs.

KLT → Yes.

8. MEMORY MANAGEMENT

- 1. Partitioning (SP & DP)
- 2. Replacement Algorithms
- 3. Paging
- 4. Page Table Structures
- 5. Segmentation
- 6. Virtual Memory Mangement
- 7. Demand Paging
- 8. Page replacement algorithms.
- 9. Threshing?

Date _____
Page 182

William
Stalling

Concepts

1. Partitioning Techniques

- 2 types of Partitioning:

(i) Fixed/Static Partitioning

128 KB
128 KB
128 KB
128 KB

64 KB
512 KB
256 KB
128 KB

equal sized

unequal sized

each P.
diff size.

P1
200 KB

Date _____
Page 182

William
Stalling

Concepts

(Due to this, it causes internal Fragmentation)

- P1 - newly created (Size = 100 KB)
 - wastage of memory Space = 28 KB.


(Heap Memory)

(ii) Dynamic Partitioning

not used
further.

- init. there are no partitions.
- but if 28 KB Holes arise
- Partition created due to placement of processes

utilise st.




new { P1: 300 KB (placing P1 in MM → 2 partitions).
P2: 500 KB (Placing P2 in MM → 3 partitions).
P3: 200 KB }

All Processes now completed.

- Partitions created by Process remain same.
{ 300, 500, 200 }

- Partition already created in MM.
- Init: Partition is created.
- Process is brought to one of the P.
for execution purpose.
(new → ready)




- P4: 400 KB. Newly arrived Process
- P5: 250 KB
- P6: 150 KB

⇒ Holes getting created in MM: External fragmentation

Technique to overcome:
Compaction Technique

- According to CT, (Adding up all holes & making a big hole at the end).



If P7 now arrives, can't be kept in MM (before CT), since not contiguous.
After CT → can bring P7 into hole.

- Given size of MM of 1000 KB.
Process size = 2000 KB.

↳ makes use of Paging / VM.

- uses additional memory.

2. PLACEMENT ALGORITHMS

MM

64 KB	P1
512 KB	P2
250 KB	P3
128 KB	P4

1. Best Fit

- placed in P4 (128 KB)
[Partition 4]
- If P1 ($S = 100 \text{ KB}$) arrives.
 - P1 has to be placed in best P, where ($\text{Process Size} \leq \text{Partition Size}$)

2. Worst Fit


→ 512 KB

- Process placed in Partition where $PS \geq PS_{Max}$

as far from each other.

3. First Fit

Process will be placed in the first available free block.




3. PAGING → Vimp.

⇒ Simple Paging Technique:


(i) MM - divided into equal size chunks called frames.

F#	
0	A·0
1	A·1
2	A·2
3	B·0
4	B·1
5	B·2
6	B·3
7	

MM



(ii) Process will be divided into equal size chunks called Pages



(iii) For execution, page must be loaded into frames of MM.


(iv) Page Size = Frame Size

$$\text{If } FS = 200 \text{ KB}$$

Process divided into pages consider Frame Size.

(v) Still can cause Internal Fragmentation.

e.g. Process A: 500KB . FS=200KB




-usage of mem space > 100
∴ Internal Frgm.

(vi) Page Table will be used to store page corresponding frame information.

Page Table of A

Pg #	F #
0	0
1	1
2	2



Page Table of B

Pg #	F #
0	3
1	4
2	5
3	6

* There will be a free frame list also.

[List of free Frames]

7
8


Look into FFL & place processes into those Frames.

ADDRESS TRANSLATION

- AT is performed by Memory Management Unit (MMU).

- CPU generated Address : Logical Address
- MM generated Address : Physical Address (rep MM with PA)

CPU



Physical Add
FR# | offset

MM.

offset: within a particular Page, how much displacement you can access.

eg: pg# = 3 bit : 8 pg


offset = 13 → Within each page, you can access 2^{13}

(13 bits need to access each content in a pg).

Size of pg = 2^{13}

AT → convert LA → PA
(carried by MMU)

[Page Table - DS - Pg#, F#]



- Valid/Invalid bit - If V bit, page is available in MM.
- Page can from v/s can be identified with Some offset by looking at Page Table.
- F# obtained from Page Table.

$$\text{eg: } m\text{-bit LA} \rightarrow \text{OF} = n\text{-bit}$$

$$\rightarrow \text{Pg\#} = m-n \text{ bits}$$

No of entries in Page Table: 2^{m-n}

Size of PT = Size of each entry * total entries
↓ Data Structure

Q1 Consider 32 bit logical Address and 4KB Page Size. Compute no. of Page Table entries.

$$\log(2^{32} \times 2^{10})$$

LA → 32 bit.

$$\boxed{\begin{array}{c|c} \text{Pg\#} & \text{Offset} \\ \hline \end{array}}$$

20 bit. 12 bit.

Pg Size = 4 KB.

2K = 4 KB.

K = no. of bits (offset).

$$2^{12}$$


$$\boxed{\text{No of Page Table Entries} = 2^{20}} \\ \Rightarrow 1 \text{ million.}$$

Q2 Consider 26 bit Physical Address and find Size of Page Table.

Size of Pg Table = no. of PT entries × size of each entry.

$$\text{PA} = 26 \text{ bit}, \text{ offset} = 12 \text{ bit}$$

$$\boxed{\text{F\#} = 14 \text{ bit}}$$



$$\therefore \text{Size of Page Table} = 2^{20} \times 2 \\ \Rightarrow 2^{21} \text{ B} \\ \Rightarrow \underline{\underline{2 \text{ MB}}}$$

* Size of each frame = 2^{12} (offset) $\rightarrow 4 \text{ KB}$.

* How many frames? $\rightarrow 2^{24}$ frames in MM.

Translation Lookaside Buffer (TLB)

- It is a h/w lookup cache.
- It has limited no. of entries. Size = small (Generally = 1024 entries)

• Page corresponding frame info of the recently accessed page.

* Page table also stores some content, but Page Table contains only 1 process, less pgm frame info.

5/11

[Page Table → per Process]

TLB → whole system


Store recently accessed page-frame info of different processes.

P: CPU Switch from Process to Process.

e.g.: P must → limited. (few entries of each) TLB.
H/W → more. (PT).

* First Search TLB, if not there, go to Page Table.

easy to access.
[H/W → recent].



TLB: Page table is ~~less~~
hit
(TLB Hit ratio (h) → out of Pages 194
10 references, 8 times find.)

when Page corresponding Frame table is not
in Page Table also. →
Page Fault
(we need to replace)

* Page Table → stored in MM. 1)
(reference = Memory Access 2)

* Effective Memory Access Time

$$= h * (t + m) + (1-h) * (t + m + m)$$

↓
TB Access time. ↓
only when we
miss it's not
in TLB

TLB Acc Ratio

($m \rightarrow$ time taken to access memory)

($h \rightarrow$ TLB hit ratio)

($t \rightarrow$ TLB access time)

$$(1-h) * (t + m + m).$$

Accessing
Pg Table in
MM.

After simp.

$$*\text{ Effective Memory Access Time} = t + m(2-h)$$

IUT TUL

classmate

Date _____

Page 195

Q.1 Consider a system where TLB access time
is 10nsec and memory access time is
70nsec. Compute effective memory
access time.

$$(i) \text{ TLB hit ratio} = 80\%.$$

$$(ii) \text{ TLB hit ratio} = 95\%.$$

Sol:

$$= \text{EMA} = 10 + 70(2 - 0.8) = 94 \text{nsec.}$$

$$\text{EMA} = 10 + 70(2 - 0.95) = 83.5 \text{nsec.}$$

$$\boxed{\text{HR} \propto \frac{1}{\text{EMA}}} \quad \checkmark$$

* In case of Paging, Process can have Shared Pages.

Process A

0	ed1
1	cd2
2	data1

Process B

0	ed1
1	cd2
2	data2

Shared Pages

Page Table (A)

0	7
1	12
2	6

shared pages (7, 12)
Frame

P#	MM
6	data 1
7	ed 1
12	ed 2
15	data 2

Page Table (B)

classmate
Date 196

classmate
Date 197

4) PAGE TABLE STRUCTURES

1] Multilevel Page Table Structure / Hierarchical Paging.

Why? necessity?

Given: 4 KB Page size.

32 bit logical add:

[P# | offset(d)]

20 12 bit

* No. of Page Table = $2^{20} \approx 1$ million.
Entries

→ 1] Size of each entry: 4 B.

PT Size = 4 MB (Places cover PT)

Hence using this much space
contiguously in MM = difficult.


∴ Multilevel Page Structure.

⇒ Instruction takes i yr to access memory
page fault service time = j year

$$\therefore EMA = i + \frac{1}{K}(j)$$

K = Page fault occurs in every Kth m.

* 2-level Page Table Structure



* Init state Outer Page Table (2¹⁰ entries).


How P₁ & P₂ is divided → 10, 9, 11
 \therefore 2 levels.

⇒ From Architecture to Archt. no. of Levels changes.

depends upon bits.

Inv Page Table: No. of entries =
 No. of frames in which MM
 is divided.

a) Hash Structured Page Table



Hash Structured
Page Table.

- Pg# is hashed & stored in HSPT.


- (Hash collision may arise) [P & q produce same index value after hashing].

comes in linked list.
 $5/3 = 8/3 = 2 \quad 5 \rightarrow 8$

(placed in list, \therefore cont over write).

→ Page p & q got same key value.

3] Inverted Page Table



Reverse Process

- IPT has different implementation.
- for large address spaces used.

[PgT → Pg corresponding Frame no] (earlier).

- No. of entries in IPT = No. of frames in which memory is provided

in which frame, which pg is stored.

index

We need to track Pg# (PA, PB, PC).

(Pg#, Pg#) is searched in IPT.

found after f no of frames.

f → referenced.

[No. of entries in IPT = no. of frames]

GATE QS

Q1 A m/c has 48 bit Virtual Address and 32 bit Physical Addresses. Pages are 8 KB. How many entries are needed for the Page Table.

$$LA = 48 \text{ bit}$$

$$\begin{array}{|c|c|} \hline P\# & d \\ \hline \end{array} \Rightarrow 2^{35} \text{ PT entries}$$

35. 13 bit
2³ × 2¹⁰ = 13


Q2 A computer with a 32 bit Address uses a 2 level Page Table. Virtual Addresses are split into 9 bit Top level Page Table field, 11 bit Second level Page Table Field & an offset. How big are the pages & how many are there in the address space.

Soln:

$$\text{Offset} = 12 \text{ bit} = 2^{12} \text{ bits} = 2^{10} \cdot 2^2$$


P1	P2	a	d
9	11	12	

$$2^9 \times 2^{11} = 2^{20}$$



- (i) how large is the page = $2^{12} = 4\text{ KB}$
- (ii) how many pages = 2^{20}
(in Add Space)

Q3 In a System that implements Paging, the process uses 34 bit Virtual Address, 40 bit Physical Address and a page size of 8 KB. How many bits are needed to represent the Physical frame?



$$\text{Pg Size} = 8\text{ KB} = 2^{13}$$

Total frames $\rightarrow 2^{27}$

Q4 Consider a computer system with 32 bit logical address & 4 KB Page Size. The system supports up to 512 MB of physical memory.



Date _____
Page 202

Date _____
Page 203

(i) How many entries are there in a conventional single level Page Table?

(ii) How many entries are there in an inverted PT.


(i) 2^{20} ✓

(ii) $2^9 \times 2^{20} \quad 2^9 - 12 = 17$

2^{17}

(i) 2^{20}


(ii) Size of PM = 512 MB = 2^{29} ✓



No. of entries in IPT = 2^{17} ✓

$$\frac{2^9 \times 2^{20}}{2^2 \times 2^{10}} \Rightarrow \underline{\underline{2^{17}}}$$

Q5 Consider a machine with 64 MB Physical Memory and 32 bit Virtual Address. If the Page Size is 4 KB. What is the approximate size of Page Table?



Q6 In a System with 32 bit Virtual Address and 1KB Page Size, use of 1 level Page tables for Virtual to Physical Address translation is not Practical because of:


- (a) The large amount of internal fragmentation.
- (b) The large amount of external fragmentation.
- (c) The large memory overhead in maintaining Page Tables.
- (d) The large computation overhead in the Translation Process.

W

Pg# = 20 bit.
∴ No. of Page Table entries = $2^{20} = 4 \text{ Million}$.
 $4 \text{ M} \times 4 \text{ B} = 16 \text{ MB contiguous Memory X.}$

Q7 A 1000 KB memory is managed using variable partitions but no compaction. It currently has 3 Partitions of sizes 200KB and 260KB respectively. The smallest allocation request in KB, that could be denied is for:

- (a) 151 KB
- (b) 181 KB
- (c) 231 KB
- (d) 541 KB.




W

Q8. A Multilevel Page Table is preferred in comparison to a Single level Page Table for translating Virtual Address to Physical Address because:

- (a) It reduces the memory access time to read/write a memory location.
- (b) It helps to reduce the Size of the the Page table needed to implement the virtual address Space of a Process.
- (c) It is required by the TLB.
- (d) It helps to reduce the no. of Page faults in Page replacement Algorithms.

Q9. Consider the following Heap in which Blank regions are not in use and hatched regions are in use.



The sequence of requests for blocks of size 300, 25, 125, 50 can be satisfied if we use:

- (a) either first fit or best fit policy.
- (b) first fit but not best fit policy.

- Date
Page 206
- (c) best fit but not first fit policy
- (d) None

* Best fit.

- 1) 300 → 350 KB (50)
- 2) 25 → 25 (25)
- 3) 125 → 125 (25)
- 4) 50 → X (Can't be placed)
[contiguously]

dynamic partitioning


* First fit.

- 1) 300 → 350 (50)
- 2) 25 → 150 (125)
- 3) 125 → 125.
- 4) 50 → 50.

(b)

5. Segmentation


- Entire MM is divided into several segments.



* Segment Table

S#	Length of Segment	Base of Segment
0	500	1000
1	300	1800
2	400	2300

Dynamic Partitioning



6. Virtual Memory Management

- Size of Virtual Memory \rightarrow Size of MM
 \downarrow
 $<$ Size of SM.

- * Purpose of VM: if you want to load a process whose size is larger than MM.
 - . MM \rightarrow stored in form of VM.
 - . Allocate same part of MM \rightarrow VM.
- eg: USB \rightarrow 8GB, other 2GB \rightarrow VM.

* Allocating VM acting like MM.
 \downarrow RAM size \uparrow , performance \uparrow .

\hookrightarrow increases degree of multiprogramming.

* Technique

Degree of multiprogramming can be increased by Demand Paging technique.

If, 100 frames \rightarrow MM.
10P \rightarrow each P divided into 100 pages.

1 Page = 1 Frame

- can load only 1 Process.

But as deg(MP) \uparrow , uses page of each Process in MM
 \therefore Page Fault \uparrow .


To improve degree of MP,
not loading all pages of process in MM.
not all.
(10P of each Process \rightarrow MM). deg(MP) \uparrow .


* Strict DP / Pure DP

Never load a page into MM unless it's required or needed.

- When page corresponding frame which is not available in Page Table \rightarrow MM;
 \therefore Page Fault

* Handling Page Fault Steps:





No of Page Faults = 7

$$\therefore \text{PFF} = \frac{7}{12} \times 100$$

	Optimal	LRU	FIFO
PF=3	7	10	9
PF=4	6	8	10

1	2	3	4	1	2	5	1	2	3	4	5
1	1	1	1	①	1	1	1	1	4	4	4
2	2	2	2	②	2	2	2	2	2	2	2
3	3	3	3	3	3	3	3	3	3	3	3
4	4	4	4	5	5	5	5	5	5	5	5
F	F	F	H	H	H	F	H	H	H	F	H

4. LRU (Least Recently Used)

- Page is not recently used → Replace.

1	2	3	4	1	2	5	1	2	3	4	5
1	1	X	4	4	4	5	5	5	3	3	3
2	2	X	1	1	1	①	1	X	4	4	4
3	3	3	2	2	2	②	2	2	X	5	5
F	F	F	F	F	F	F	F	F	F	F	F

$$\text{No. of PF} = 10 \quad \therefore \text{PFF} = \frac{10}{12} \times 100$$

1	2	3	4	1	2	5	1	2	3	4	5
1	1	1	1	①	1	1	①	1	1	1	X5
2	2	2	2	②	2	2	2	2	2	2	2
3	3	3	3	3	3	3	X5	5	5	5	4
4	4	4	4	5	4	4	4	4	4	3	3
F	F	F	F	H	H	H	F	F	F	F	F

(iii) FIFO (First in First Out)

1	2	3	4	1	2	5	1	2	3	4	5
1	1	1	X4	4	4	X5	5	5	5	5	5
2	2	2	2	X1	1	1	①	1	X3	3	3
3	3	3	3	X2	2	2	②	2	X4	4	4

$$\text{PF} = 9$$

1	2	3	4	1	2	5	1	2	3	4	5
1	1	1	1	①	1	X5	5	5	5	84	4
2	2	2	2	②	2	X1	1	1	1	1	X5
3	3	3	3	3	3	3	X2	2	2	2	2
4	4	4	4	4	4	4	4	4	4	3	3

$$\text{PF} = 10$$

Date - 21/6
Page

	Pg F Size = 3	PF Size = 4
Optimal	7	6
LRU	10	8
FIFO	9	10

↓ increase PF

* Belady's Anomaly

- Generally when Page Frame Size is increased, no. of page faults will be reduced in all other algorithms except FIFO.
- In FIFO, sometimes, no. of page faults will be increased when the page frame size is increased.

* Remaining Algorithms

(iv) LIFO (Last in First out)

Pg frame size = 3

1	2	3	4	1	2	5
1	1	1	1	①	1	1
2	2	2	2	②	2	2
3	3	4	4	4	5	1

PF = 5 ✓

(v) MRU (Most Recently Used)

Pg frame size = 3

1	2	3	4	1	2	5
1	1	1	1	①	1	1
2	2	2	2	2	②	2
3	3	4	4	4	4	5

PF = 5

(vi) Counting Algorithms

(a) LFU (Least Frequently Used)

- Page which is least frequently used is replaced

1	2	3	4	1	2	5
1	1	1	1	4	4	4
2	2	2	2	2	1	1
3	3	3	3	3	2	1

PF = 3 ✓

1	2	3	1	2	4	5
1	1	1	①	1	1	1
2	2	2	2	③	2	2
3	3	3	3	4	5	✓

$$\begin{aligned} freq(1) &= 2 \\ freq(2) &= 2 \\ freq(3) &= 1 \end{aligned}$$

(iii) * MFU (Most Frequently Used)

1	2	3	1	2	4	2	5
1	1	1	①	1	2	4	4
2	2	2	②	2	②	2	5
3	3	3	3	3	3	3	3

PF = 5

→ pages already been
reference so much, so
remove it (old)

9. THRASHING


- Due to demand Paging, increase of Multi-Page slowly lead to Thrashing.
- after Swapping, we ref the same page, we just throw out, (again & again).
- CPU spend more time in Swapping.

more Page faults.

• CPU more time in Page replacement [Executive Page I/O]

Thrashing leads to

* Working Set



pgs referred → {1, 2, 3, 4}


{4, 5}

- when we run main() → WS W1
- when f() → WSW2
4 5 4 5 ...

→ For some interval, 1 page can be frequently used, next → not used.
→ depending on function, diff pgs are required.

: WSW Changes.

Here Locality of Reference:



Date _____
Page 220

Special LOR
 for (i=0; i<5; i++)
 fscanf("%d", &aci[i]);
 i, accessed
 again again

Loop V → Temporal LOR

* Frame Allocation

- How many frames can be allocated to a Process?

- (i) Equal Allocation
- (ii) Proportional Allocation
- (iii) Priority Allocation

(i) w/ 100 Frames
 5 Processes (P_1, P_2, P_3, P_4, P_5)

$$\begin{array}{l} P_1 \rightarrow 20 \\ P_2 \rightarrow 20 \\ \vdots \\ P_5 \rightarrow 20 \end{array}$$

equal.

- done by instruction set architecture

(ii) Process which has more no of pages will be given more no of frames

$$\begin{array}{ll} P_1 & P_2 \\ 160 \text{ pgs} & 40 \text{ pgs} \\ \downarrow & \downarrow \\ 80F & 20F \end{array}$$

100 Frames

Date _____
Page 221

(iii) Where Process with higher priority given more no. of frames.

* Local & Global Placement (wrt. F Allocn)

If any frame of a Process is free, it can be used by a Process with exec Pg.

eg: 100 Frames
 Process cont
 access frames
 allocated to
 other processes.

P_1	P_2
150 pg	30 pg
50F	50F

→ Conf All.

rem: 20F.
 (used by P_1).
 : efficient [Global Pg].

GATE AS

Q1 Consider the Virtual Page reference String.

1, 2, 3, 4, 1, 3, 2, 4, 1

Only demand Paged Virtual memory System running on a computer System that has MM size of 3 PFs which are initially empty.

Let LRU, FIFO and Optimal denote the no. of Page Faults under the corresponding page replacement Policy, then:

- (a) Optimal < LRU < FIFO
- (b) Optimal < FIFO < LRU
- (c) Optimal = LRU
- (d) Optimal = FIFO.

FIFO

1	2	3	4	1	3	2	4	1
1	1	1	X	4	4	4	4	1
2	2	2	X	1	1	1	1	1
3	3	3	X	3	3	3	2	2

$$PF = 6$$

Optimal

1	2	3	4	1	3	2	4	1
1	1	1	1	①	1	1	1	①
2	2	X	4	4	4	4	4	4
3	3	3	3	③	3	2	2	2

$$PF = 5$$

LRU	1	2	3	4	1	3	2	4	1
	1	1	1	X	4	4	4	4	④
	2	2	2	X	1	1	1	1	1
	3	3	3	X	3	3	③	3	2

$$PF = 5$$

Date _____
Page _____

Q2 A Virtual Memory System uses FIFO Page replacement Policy & allocates a fixed number of frames to a Process. Consider the following Statement:

S-P] Increasing the no of PF allocated to a process, sometimes increases the PF rate.

S-Q] Some Programs, don't exhibit Locality of Reference.

Which one of the following is true?

- (a) both P & Q are true & Q is reason for P.
- (b) both P & Q are true, but Q is not the reason for P.
- (c) P is false, but Q is true.
- (d) Both P and Q are false.

S-P] Belady's Anomaly (FIFO) ✓

S-Q] Accessing array → SLOR. ✓

(we can write program without SLOR)

↓ Hello World.

Q3 A process has been allocated 3 Page frames. Assume that none of the pages of the process are available in the memory initially. The process makes the following sequence of page reference string.

1, 2, 1, 3, 7, 4, 5, 6, 3, 1.

(i) If Optimal Page replacement Policy is used, how many Page faults occur for the above reference String?

- (a) 7
- (b) 8
- (c) 9
- (d) 10

(ii) LRU Page replacement Policy is a practical approximation to optimal Page replacement for the above reference string. How many more PFs occur with LRU than with the optimal Page Rep Policy

- (a) 0
- (b) 1
- (c) 2
- (d) 3

Date _____
Page 224

Optimal

1	2	1	3	7	4	5	6	3	1
1	1	①	1	1	1	1	1	1	①
2	2	2	2	2	7	7	7	5	3
					③	3	3	4	4
						4	4	6	6

(9)

LRU

1	2	1	3	7	4	5	6	3	1
1	1	①	1	1					
2	2	2	2	2					
					3	3			

X

✓

Q4 In a Virtual Memory System, the Address Space specified by the Address lines of the CPU must be _____ than the Physical Memory Size & _____ than the S.M.S.

larger / smaller ✓

Q5 The address sequence generated by tracing a particular program executing in a pure demand Page System, with 100 records/pg. With 1 free frame is recorded as follows:

0100, 0200, 0430, 0499, 0510,
0530, 0560, 0120, 0220, 0240,
0260, 0320, 0370

What is the no of PFs.

Soln: (0-99) records / Page

0-99	0	✓
100-199	1	✓
200-299	2	✓

1	2	4	4	5	5	5	1	2	2	2	3	3
1	2	4	-	5	-	-	1	2	-	-	3	-

⑦. ✓

Q6 A memory page containing a heavily used variable that was initialised very early and is in constant use, is removed when:

- (a) LRU is used.
- (b) FIFO is used.
- (c) LFU is used.
- (d) None of the above.

It is constant use, it came first, hence first.

Q7 The System uses FIFO Policy for Page replacement. It has 4 Page frames with no page loaded to begin with. The System first access 100 distinct pages in some order and then access the same 100 pages, but now in the reverse order.

How many PF?

- (a) 196
- (b) 192
- (c) 197
- (d) 195

1	1	1	1	5	5
2	2	2	2	6	
3	3	3	3	3	
4	4	4	4		

*	1	1	2	3	4	5	6	7	8	9	10
1	1	1	1	5	5	5	5	8	9		97
2	2	2	2	6	6	6	6				98
3	3	3	3	7	7	7	7				99
4	4	4	4	8	8	8	8				100

Fill here,

100, 99, 98, 97	3, 2, 1
97		
98		
99		
100	PH	PF ..]

Q8 The essential content in each entry of a Page Table:

- (a) Virtual Pg no.
- (b) Page frame no.
- (c) Both Virtual Pg no & Pg frame no.
- (d) Access write bit.

Q9 In which one of the following page replacement Policies, Belady's anomaly may occur: FIFO

Q10 The min no of Page Frames that must be allocated to a running Process in a virtual memory environment is determined by:

- (a) The instruction set architecture.
- (b) Page Size
- (c) Physical Memory Size
- (d) No. of processes in Memory.

Q11 The optimal Page replacement algorithm will select the page that:

- (a) has not been used for the longest time in the past.
- (b) will not be used for the longest time in future.

- (c) has been used the least no. of times.
- (d) has been used more no of times.

* FILES SYSTEM

- File: collection of related data stored in records.

- Attributes of file:

- Name, size, type, date create, author, date modified, loc n, path.
- every file has an id also (non-Human readable format)

- Operations on File

1. Create file
2. Open file
3. Write file.
4. Rename file.
5. Close file.
6. Delete file.

* Types of File

- File type is known based on extension
 - .exe → executable
 - .batch → batch
 - .java → java file
 - .img/.jpeg → image
 - .mp3 → audio file
- Know size: it contains

* Access file

- 1) Sequential Access
- 2) Direct Access
- 3) Indexed Access

1) In a file:

Block → B1 B2 B3 B4 ... B6.

(After reading B1, to reach B4, it must visit all the B2, B3 blocks)
∴ Sequential order

2) Direct

B1 B2 ... B6

- for 1 block to another, it can go directly.

3) Indexed Access

- Index Block: denoting the blocks to be visited, & to be visited are after the others.

* How file can be accessed depends on permission

Unix → chmod UMASK.
owner group universe.

⇒ chmod 777 a.txt


7 W X
4 2 1

permissions to all.

* Allotting memory for Files

Allotment Methods:

1. Contiguous Allocation / Continuous Allocation



. File F1


	File Start	Length
F1	5	3
F2	9	6
F3		6

∴ external fragmentation
[holes in mem].

6 blocks must be contiguous.
∴ X.

Use Compaction technique.

2. Linked Allocation



File Start End
F1 5 13


* Linked List Notation (Pointers).

* No external fragmentation.


(in every block, some part of memory held address of next block).

Disadv: When link is failed, you can't access the complete file.

3. Indexed Allocation



6 → Index Block.



list of blocks to be accessed.

- No external fragmentation.
- If the file size is small, it will be placed in 1 block itself, even though we need 1 extra block to store info.
- If file size is large, multiple index blocks used.

* Free Space Management

How to show which blocks are free/allocated.

1. using bit notation → 0/1 → used.
available

2. Linked notation:

list of all blocks which are free.

3. Counting technique


→ If Block 0, 1, 2, 3 free
at resp: from Block 0: 4 are free.

4. indexed


→ make use of index block holding list of all free blocks.

* Files are stored in directories:


1) Single level directory Structure:



2) Two-level



3) Tree-level



4) Acyclic Graph.

* If only directly has files → rename
problem.
↳ Single level directory.

* 2 level Directory

- File name can be same across levels.
- Grouping Problem

All Java files can't be grouped.

(↳ solved in Tree level.)

GATE Qs.

Q1. Using a larger block size in a fixed block size file system leads to:

- (a) better disk throughput but poor disk space utilization.
- (b) better disk throughput & better disk space utilization.
- (c) poorer disk throughput but better disk space utilization.
- (d) poorer disk throughput & poorer disk space utilization.

→ File will occupy less space of
blocks → stored in 2 blocks of
30.

⇒ Time saved.

⇒ But lot of Space wasted.

Q2 In the indexed allocation scheme of
blocks to a file, the max possible
size of the file depends on :

- (a) The size of the blocks & the size of
the address of the blocks.
- (b) The no of blocks used for the index &
the size of the blocks.
- (c) The size of the blocks, the no. of blocks
used for the index & the size of the
address of blocks.
- (d) None.

✗

✗ ✗ ✗