

处理器设计实训-Lab4

学校：电子科技大学

姓名：代子祥

学号：2023090909008


测试截图

func/func_lab19:

```
suhoisy@Genshin-Impact:~/c_prg/loop_induction$ ./configure.sh --run func/func_lab19
suhoisy@Genshin-Impact:~/c_prg/minmax_sequence$ make
CHIPLAB_HOME=/home/suhoisy/chiplab
ln -sf ../../chip/config-generator.mak .
echo

echo func/func_lab19
func/func_lab19
make -j8 verilator
make[1]: Entering directory '/home/suhoisy/chiplab/sims/verilator/run_prog'
=====
=====COMPILEING verilog...
=====
mkdir -p log
mkdir -p ./obj_dir
verilator -y /home/suhoisy/chiplab/IP/myCPU -y /home/suhoisy/chiplab/IP/CONFREG -y /home/suhoisy/chiplab/IP/AXI_DELAY_RAND -y /home/suhoisy/chiplab/IP/AXI_SRAM_BRIDGE -y /home/suhoisy/chiplab/IP/AMBA -y /home/suhoisy/chiplab/IP/APB_DEV -y /home/suhoisy/chiplab/IP/APB_DEV/UVT -y /home/suhoisy/chiplab/IP/APB_DEV/NAND -y ../testbench -y /home/suhoisy/chiplab/chip/soc_demo/sim --trace-fst --savable --threads 1 -O3 -Wno-fatal -DSIMU -DSIMULATION=1 -Wall --trace -cc -DDIFFTEST_EN simu_top.v difftest.v /home/suhoisy/chiplab/IP/myCPU/*.v /home/suhoisy/chiplab/IP/CONFREG/confreg_sim.v /home/suhoisy/chiplab/IP/AXI_DELAY_RAND/*.v /home/suhoisy/chiplab/IP/AXI_SRAM_BRIDGE/*.v /home/suhoisy/chiplab/IP/AMBA/axi2apb.v /home/suhoisy/chiplab/IP/AMBA/axi_mux_sim.v /home/suhoisy/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v /home/suhoisy/chiplab/IP/APB_DEV/apb_mux2.v /home/suhoisy/chiplab/IP/APB_DEV/UVT/*.v /home/suhoisy/chiplab/IP/APB_DEV/NAND/*.v
2>&1 | tee log/compile.log
%Warning-EOFNEWLINE: /home/suhoisy/chiplab/IP/myCPU/lfsr.v:29:10: Missing newline at end of file (POSIX 3.206).
```

```
[NEMU] this is CACOP instruction
[NEMU] This is syscall 0x11, end
[src/cpu/cpu-exec.c,338,cpu_exec] nemu: HIT GOOD TRAP at pc = 0x1c000230
[src/cpu/cpu-exec.c,78,monitor_statistic] host time spent = 79157 us
[src/cpu/cpu-exec.c,80,monitor_statistic] total guest instructions = 174129
[src/cpu/cpu-exec.c,81,monitor_statistic] simulation frequency = 2199792 instr/s
END by Syscall
total clock is 608782
=====
total clock      is 608782
total instruction      is 174091
instruction per cycle      is 0.285966
simulation time      is 99.338976 s
diffptest time      is 8.413847 s
nemu_step time      is 0.117401 s
verilator eval time      is 10.360434 s
=====
Terminated at 1217578 ns.
Test exit.
Reached test end PC.
total time is 99499799 us
make[2]: Leaving directory '/home/suhoisy/chiplab/sims/verilator/run_prog/tmp'
make[1]: Leaving directory '/home/suhoisy/chiplab/sims/verilator/run_prog'
suhoisy@Genshin-Impact:~/chiplab/sims/verilator/run_prog$ |
```



rtthread:

```

suhoisy@Genshin-Impact:~/c  + 
FSTLOAD | Building facility hierarchy tree.
FSTLOAD | Sorting facility hierarchy tree.
WM Destroy
suhoisy@Genshin-Impact:~/chiplab/sims/verilator/run_prog/log/func/func_lab19_log$ cd ~/chiplab/sims/verilator/run_prog/
/
suhoisy@Genshin-Impact:~/chiplab/sims/verilator/run_prog$ ls
Makefile      config-generator.mak  config.log  log          obj       output      run.py
Makefile_run  config-software.mak  configure.sh  log_script  obj_dir  qemu_system_run.sh
suhoisy@Genshin-Impact:~/chiplab/sims/verilator/run_prog$ ./configure.sh --run rtthread
suhoisy@Genshin-Impact:~/chiplab/sims/verilator/run_prog$ make
CHIPLAB_HOME=/home/suhoisy/chiplab
ln -sf ../../chip/config-generator.mak .
echo rtthread
rtthread
echo rtthread
rtthread
make -j8 verilator
make[1]: Entering directory '/home/suhoisy/chiplab/sims/verilator/run_prog'
=====
=====COMPILEING verilog...
=====
mkdir -p log
mkdir -p ./obj_dir
verilator -y /home/suhoisy/chiplab/IP/myCPU -y /home/suhoisy/chiplab/IP/CONFREG -y /home/suhoisy/chiplab/IP/AXI_DELAY_RAND -y /home/suhoisy/chiplab/IP/AXI_SRAM_BRIDGE -y /home/suhoisy/chiplab/IP/AMBA -y /home/suhoisy/chiplab/IP/APB_DEV -y /home/suhoisy/chiplab/IP/APB_DEV/URT -y /home/suhoisy/chiplab/IP/APB_DEV/NAND -y ../testbench -y /home/suhoisy/chiplab/chip/soc_demo/sim --trace-fst --savable --threads 1 -O3 -Wno-fatal -DSIMU -DSIMULATION=1 -Wall --trace -cc -DDIFFTEST_EN simu_top.v difftest.v /home/suhoisy/chiplab/IP/myCPU/*.v /home/suhoisy/chiplab/IP/CONFREG/confreg_sim.v /

```

```

suhoisy@Genshin-Impact: ~/ × + ▾
=====
RUN simulation...
=====
cp: cannot stat './log/rtthread_log/golden_trace.txt': No such file or directory
make[2]: Entering directory '/home/suhoisy/chiplab/sims/verilator/run_prog/tmp'
./output --simu-bus-delay --simu-bus-delay-random-seed 5570815 --dump-delay 0 --dump-waveform 1 --time-limit 0 --sav
e-bp-time 0 --ram-save-bp-file --top-save-bp-file --restore-bp-time 0 --ram-restore-bp-file --top-restore-bp-file
--end-pc 1c000010 --fork-child 0
The image is ./ram.dat
Using simulated 4096MB RAM
Verilator Simulation Start.
Dump Start at 1 ns
--diff is not given, try to use $(CHIPLAB_HOME)/toolchains/nemu/la32r-nemu-interpreter-so by default
Using /home/suhoisy/chiplab/toolchains/nemu/la32r-nemu-interpreter-so for difftest
[NEMU] ##### INIT HERE #####
[NEMU] TLB_ENTRY = 32
[NEMU] PALEN = 32
Start
The first instruction of core 0 has committed. Difftest enabled.
abcdefg hij
uart work!
current estat: 0x00000000, ecfg: 0x0000181c
\ | /
- RT - Thread Operating System
/ | \ 4.1.0 build Jun 6 2022 10:28:41
2006 - 2021 Copyright by rt-thread team
|
```

linux:

```

suhoisy@Genshin-Impact: ~/ × + ▾
msh >1
1: command not found.
msh >^Z
[2]+ Stopped make
suhoisy@Genshin-Impact:~/chiplab/sims/verilator/run_prog$ ./configure.sh --run linux
suhoisy@Genshin-Impact:~/chiplab/sims/verilator/run_prog$ make
CHIPLAB_HOME=/home/suhoisy/chiplab
ln -sf ../../chip/config-generator.mak .
echo linux
linux
echo linux
linux
make -j8 verilator
make[1]: Entering directory '/home/suhoisy/chiplab/sims/verilator/run_prog'
=====
=====COMPILE verilog...
=====
mkdir -p log
mkdir -p ./obj_dir
verilator -y /home/suhoisy/chiplab/IP/myCPU -y /home/suhoisy/chiplab/IP/CONFREG -y /home/suhoisy/chiplab/IP/AXI_DELA
Y_RAND -y /home/suhoisy/chiplab/IP/AXI_SRAM_BRIDGE -y /home/suhoisy/chiplab/IP/AMBA -y /home/suhoisy/chiplab/IP/APB_
DEV -y /home/suhoisy/chiplab/IP/APB_DEV/URT -y /home/suhoisy/chiplab/IP/APB_DEV/NAND -y ../testbench -y /home/suhoisy
/chiplab/chip/soc_demo/sim --trace-fst --savable --threads 1 -O3 -Wno-fatal -DSIMU=DSIMULATION=1 -Wall --trace -cc -
DDIFFTEST_EN simu_top.v difftest.v /home/suhoisy/chiplab/IP/myCPU/*.v /home/suhoisy/chiplab/IP/CONFREG/confreg_sim.v /
home/suhoisy/chiplab/IP/AXI_DELAY_RAND/*.v /home/suhoisy/chiplab/IP/AXI_SRAM_BRIDGE/*.v /home/suhoisy/chiplab/IP/AMBA/
axi2apb.v /home/suhoisy/chiplab/IP/AMBA/axi_mux_sim.v /home/suhoisy/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v /home/suh
oisy/chiplab/IP/APB_DEV/apb_mux2.v /home/suhoisy/chiplab/IP/APB_DEV/URT/*.v /home/suhoisy/chiplab/IP/APB_DEV/NAND/*.v
```

```

suhoisy@Genshin-Impact: ~/ × + ▾
Start
The first instruction of core 0 has committed. Difftest enabled.
abcdefg hij
uart work!
[ 0.000000] Linux version 5.14.0-rc2-00144-g55ee85cf8bcd-dirty (mengfanrui@5.5) (loongarch32-linux-gnu-gcc (GCC) 8.
3.0, GNU ld (GNU Binutils) 2.31.1.20190122) #145 PREEMPT Tue Mar 29 11:33:13 CST 2022
[ 0.000000] Standard 32-bit Loongson Processor probed
[ 0.000000] file arch/loongarch/kernel/cpu-probe32.c, line 281, __ua_limit 80000000
[ 0.000000] the link is empty!
[ 0.000000] Scan bootparam failed
[ 0.000000] printk: bootconsole [early0] enabled
[ 0.000000] initrd start < PAGE_OFFSET
[ 0.000000] Can't find EFI system table.
[ 0.000000] start_pfn=0x0, end_pfn=0x8000, num_physpages:0x8000
[ 0.000000] DMT not present or invalid.
[ 0.000000] The BIOS Version: (null)
[ 0.000000] Initrd not found or empty - disabling initrd
[ 0.000000] CPU0 revision is: 00004200 (Loongson-32bit)
[ 0.000000] Primary instruction cache 8kB, 2-way, VIPT, linesize 16 bytes.
[ 0.000000] Primary data cache 8kB, 2-way, VIPT, no aliases, linesize 16 bytes
[ 0.000000] Zone ranges:
[ 0.000000]   DMA32    [mem 0x0000000000000000-0x00000000fffffff]
[ 0.000000]   Normal   empty
[ 0.000000]   Movable  zone start for each node
[ 0.000000]   Early memory node ranges
[ 0.000000]     node  0: [mem 0x0000000000000000-0x0000000007fffff]
[ 0.000000]   Initmem setup node 0 [mem 0x0000000000000000-0x0000000007fffff]
```

coremark:

```
suhoisy@Genshin-Impact: ~/c + x
FSTLOAD | Sorting facility hierarchy tree.
WM Destroy
suhoisy@Genshin-Impact:~/chiplab/sims/verilator/run_prog/log/func/func_lab19_log$ cd ..
suhoisy@Genshin-Impact:~/chiplab/sims/verilator/run_prog/log/func$ cd ../
suhoisy@Genshin-Impact:~/chiplab/sims/verilator/run_prog/log$ cd ../
suhoisy@Genshin-Impact:~/chiplab/sims/verilator/run_prog$ ./configure.sh --run coremark
suhoisy@Genshin-Impact:~/chiplab/sims/verilator/run_prog$ make
CHIPLAB_HOME=/home/suhoisy/chiplab
ln -sf ../../chip/config-generator.mak .
echo

echo coremark
coremark
make -j8 verilator
make[1]: Entering directory '/home/suhoisy/chiplab/sims/verilator/run_prog'
=====
=====COMPIILING verilog...
=====
=====mkdir -p log
=====mkdir -p ./obj_dir
verilator -y /home/suhoisy/chiplab/IP/myCPU -y /home/suhoisy/chiplab/IP/CONFREG -y /home/suhoisy/chiplab/IP/AXI_DELAY_RAND -y /home/suhoisy/chiplab/IP/AXI_SRAM_BRIDGE -y /home/suhoisy/chiplab/IP/AMBA -y /home/suhoisy/chiplab/IP/APB_DEV -y /home/suhoisy/chiplab/IP/APB_DEV/URT -y /home/suhoisy/chiplab/IP/APB_DEV/NAND -y ../../testbench -y /home/suhoisy/chiplab/chip/soc_demo/sim --trace-fst --savable --threads 1 -O3 -Wno-fatal -DSIMU -DSIMULATION=1 -Wall --trace -cc -DDIFFTEST_EN simu_top.v difftest.v /home/suhoisy/chiplab/IP/myCPU/*.v /home/suhoisy/chiplab/IP/CONFREG/confreg_sim.v /home/suhoisy/chiplab/IP/AXI_DELAY_RAND/*.v /home/suhoisy/chiplab/IP/AXI_SRAM_BRIDGE/*.v /home/suhoisy/chiplab/IP/AMBA/axi2apb.v /home/suhoisy/chiplab/IP/AMBA/axi_mux_sim.v /home/suhoisy/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v /home/suhoisy/chiplab/IP/APB_DEV/apb_mux2.v /home/suhoisy/chiplab/IP/APB_DEV/URT/*.v /home/suhoisy/chiplab/IP/APB_DEV/NAND/*.v
```


```
suhoisy@Genshin-Impact: ~/c + x
Correct operation validated. See README.md for run and reporting rules.
CoreMark 1.0 : 299.751206 / GCC8.3.0 -O3 -funroll-all-loops -finline-limit=200 -ftree-dominator-opts -fno-if-conversion-n2 -fselective-scheduling -fno-code-hoisting -fno-common -falign-functions=4 -falign-jumps=4 -falign-loops=4 / STACK

Print Personal Added Addtional Info to Easy Visual Analysis

(*) Assume the core running at 33 MHz
So the CoreMark/MHz can be caculated by:
=====
test end!!
total clock is 9949774

=====
total clock      is 9949774
total instruction      is 3201829
instruction per cycle      is 0.321799
simulation time      is 1055.007992 s
difftest time      is 13.065132 s
nemu_step time      is 2.338878 s
verilator eval time      is 131.462351 s
=====

Terminated at 19899562 ns.
Test exit.
Reached test end PC.
total time is 1055506240 us
make[2]: Leaving directory '/home/suhoisy/chiplab/sims/verilator/run_prog/tmp'
make[1]: Leaving directory '/home/suhoisy/chiplab/sims/verilator/run_prog'
suhoisy@Genshin-Impact:~/chiplab/sims/verilator/run_prog$ |
```



dhrystone:

```

suhoisy@Genshin-Impact:~/ > + 
c_prg/inner_product
c_prg/lookup_table
c_prg/loop_induction
c_prg/minmax_sequence
c_prg/product_sequence
suhoisy@Genshin-Impact:~/chiplab/sims/verilator/run_prog$ ./configure.sh --run dhystone
suhoisy@Genshin-Impact:~/chiplab/sims/verilator/run_prog$ make
CHIPLAB_HOME=/home/suhoisy/chiplab
ln -sf ../../chip/config-generator.mak .
echo

echo dhystone
dhystone
make -j8 verilator
make[1]: Entering directory '/home/suhoisy/chiplab/sims/verilator/run_prog'
=====
=====COMPILEING verilog...
=====
=====
mkdir -p log
mkdir -p ./obj_dir
verilator -y /home/suhoisy/chiplab/IP/myCPU -y /home/suhoisy/chiplab/IP/CONFREG -y /home/suhoisy/chiplab/IP/AXI_DELAY_RAND -y /home/suhoisy/chiplab/IP/AXI_SRAM_BRIDGE -y /home/suhoisy/chiplab/IP/AMBA -y /home/suhoisy/chiplab/IP/APB_DEV -y /home/suhoisy/chiplab/IP/APB_DEV/URT -y /home/suhoisy/chiplab/IP/APB_DEV/NAND -y ../testbench -y /home/suhoisy/chiplab/chip/soc_demo/sim --trace-fst --savable --threads 1 -O3 -Wno-fatal -DSIMU -DSIMULATION=1 -Wall --trace -cc -DDIFFTEST_EN simu_top.v difftest.v /home/suhoisy/chiplab/IP/myCPU/*.v /home/suhoisy/chiplab/IP/CONFREG/confreg_sim.v /home/suhoisy/chiplab/IP/AXI_DELAY_RAND/*.v /home/suhoisy/chiplab/IP/AXI_SRAM_BRIDGE/*.v /home/suhoisy/chiplab/IP/AMBA/axi2apb.v /home/suhoisy/chiplab/IP/AMBA/axi_mux_sim.v /home/suhoisy/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v /home/suhoisy/chiplab/IP/APB_DEV/apb_mux2.v /home/suhoisy/chiplab/IP/APB_DEV/URT/*.v /home/suhoisy/chiplab/IP/APB_DEV/NAND/*.v
|
```

```

suhoisy@Genshin-Impact:~/c      +  ~
Str_1_Loc:          DHRYSTONE PROGRAM, 1'ST STRING
    should be:  DHRYSTONE PROGRAM, 1'ST STRING
Str_2_Loc:          DHRYSTONE PROGRAM, 2'ND STRING
    should be:  DHRYSTONE PROGRAM, 2'ND STRING

Begin ns: 17412030
End ns: 17427580
Total ns: 15550
Microseconds for one run through Dhystone:      0.0
=====
test end!!
total clock is 16023210

=====
total clock      is 16023210
total instruction      is 4868671
instruction per cycle      is 0.303851
simulation time      is 2496.172845 s
difftest time      is 31.382789 s
nemu_step time      is 6.738310 s
verilator eval time      is 365.935836 s
=====

Terminated at 32046434 ns.
Test exit.
Reached test end PC.
total time is 2496747852 us
make[2]: Leaving directory '/home/suhoisy/chiplab/sims/verilator/run_prog/tmp'
make[1]: Leaving directory '/home/suhoisy/chiplab/sims/verilator/run_prog'
suhoisy@Genshin-Impact:~/chiplab/sims/verilator/run_prog$
```

