3rd Semester, Academic Year 2022-23

Date: 18-08-2022

Name: Sujal S	SRN: Section
	PES2UG21CS548

Week#___1__Program Number: ___

TITLE

WRITE A VERILOG PROGRAM TO MODEL A TWO INPUT OR GATE. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE OR GATE TRUTH TABLE

```
module Or(A,B,C);
input A,B;
output C;
assign C = A|B;
endmodule
```

```
C:\iverilog\bin>iverilog.exe -o ORR or_mine.v and2_tb.v

C:\iverilog\bin>vvp ORR


UCD info: dumpfile OR_test.vcd opened for output.

Oa=0, b=0, c=0

5a=0, b=1, c=1

15a=1, b=0, c=1

30a=1, b=1, c=1
```



3rd Semester, Academic Year 2022-23

Date: 18-08-2022

Name: Sujal S	SRN:	Section
	PES2UG21CS548	1

Week#____1 Program Number: ____2

TITLE:

WRITE A VERILOG PROGRAM TO MODEL A NOT GATE. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE NOT GATE TRUTH TABLE

```
module Not( c,a );
input a;
output c;
assign c = ~a;
endmodule
```

```
C:\iverilog\bin>iverilog.exe -o NOTT not_mine.v and2_tb.v
C:\iverilog\bin>vvp NOTT
UCD info: dumpfile NOT_test.vcd opened for output.
Oa=0, c=1
15a=1, c=0
```



3rd Semester, Academic Year 2022-23


Date: 18-08-2022

Name: Sujal S	SRN:	Section
	PES2UG21CS548	I
Week# 1	Program Number:	3
VVCCI(II1		
	TITLE!	

WRITE A VERILOG PROGRAM TO MODEL A TWO INPUT NAND GATE. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE NAND GATE TRUTH TABLE

```
module Nand(a,b,c,Y);
input a,b,c;
output Y;
assign c = a & b;
assign Y = ~c;
endmodule
```

```
C:\iverilog\bin>iverilog.exe -o NANDD nand_mine.v and2_tb.v
C:\iverilog\bin>vvp NANDD
UCD info: dumpfile Nand_test.vcd opened for output.
0a=0, b=0, Y=1
100a=0, b=1, Y=1
200a=1, b=0, Y=1
300a=1, b=1, Y=x
```



3rd Semester, Academic Year 2022-23

Date: 18-08-2022


PES	S2UG21CS548	ı

Week#____1____

Program Number: ____4

TITLE:

WRITE A VERILOG PROGRAM TO MODEL A TWO INPUT NOR GATE. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE NOR GATE TRUTH TABLE



```
C:\iverilog\bin>iverilog.exe -o norr nor_mine.v and2_tb.v

C:\iverilog\bin>vvp norr

UCD info: dumpfile Nor_test.vcd opened for output.

0a=0, b=0, c=1
10a=0, b=1, c=0
30a=1, b=0, c=0
60a=1, b=1, c=0

C:\iverilog\bin>
```



3rd Semester, Academic Year 2022-23

Date: 18-08-2022

Name: Sujal S	SRN:	Section
	PES2UG21CS548	1
Week# 1	Program Number:	5
VVCCK#1_	i iografia Nulliber.	

WRITE A VERILOG PROGRAM TO MODEL A TWO INPUT XOR GATE. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE AND GATE TRUTH TABLE

```
module Xor(a,b,c,d,Y);
input a,b,c,d;
output Y;
assign c = ~a&b;
assign d = ~b&a;
assign Y = c|d;
endmodule
```

```
C:\iverilog\bin>∪∪p xorr

JCD info: dumpfile Xor_test.∪cd opened for output.

0a=0, b=0, c=0

10a=0, b=1, c=1

30a=1, b=0, c=1

60a=1, b=1, c=0

C:\iverilog\bin>■
```



3rd Semester, Academic Year 2022-23

Date: 18-08-2022

Name: Sujal S	SRN: Section
	PES2UG21CS548

Week# 1

Program Number: ____6_

TITLE

WRITE A VERILOG PROGRAM TO MODEL A TWO INPUT XNOR GATE. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE AND GATE TRUTH TABLE



```
module Xnor( a,b,c,d,Y);
input a,b,c,d;
output Y;
assign c = a & b;
assign d = ~a & ~b;
assign Y = c | d;
endmodule
```



Disclaimer:

- The programs and output submitted is duly written, verified and executed by me.
- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Signature: Sujal S

Name: Sujal S

SRN: PES2UG21CS548

Section: I

Date: 18-08-2022