# Digital Design and Computer Organization UE21CS251A

### 3<sup>rd</sup> Semester, Academic Year 2021-22

Date:30/09/2022

Name: SUJAL.S	SRN:PES2UG21CS548	Section
		1

Program Number:\_\_\_\_1\_

Title of the Program

AIM: DESIGN A D-FLIPFLOP AND VERIFY ITS TRUTH TABLE

```
module D_FLIPFLOP(d,clock,reset,q,q_comp);
input d, clock, reset;
output reg q, q_comp;
always@(posedge clock)

begin
if(reset == 1)
    q <= 0;
else
    q <= d;
end
endmodule</pre>
```

```
C:\iverilog\bin>iverilog.exe -o out DFLIPFLOP.v DFLIPFLOP_TB.v

C:\iverilog\bin>vvp out

UCD info: dumpfile dff.vcd opened for output.

0 D=x,clock =0,reset =0,output is Q = x

10 D=x,clock =1,reset =0,output is Q = x


20 D=0,clock =0,reset =1,output is Q = x

30 D=0,clock =1,reset =1,output is Q = 0

40 D=0,clock =0,reset =1,output is Q = 0

50 D=1,clock =1,reset =0,output is Q = 1

60 D=1,clock =0,reset =0,output is Q = 1
```



**ASSIGNMENT 2** 

# Digital Design and Computer Organization UE21CS251A

### 3<sup>rd</sup> Semester, Academic Year 2021-22

Date:30/09/2022

Name: SUJAL.S	SRN:PES2UG21CS548	Section
		1

Program Number:\_\_\_\_2\_\_\_

Title of the Program

**AIM: DESIGN SR FLIPFLOP...** 

```
module srff_dataflow(q,qbar,s,r,clk);
input s,r,clk;
output q, qbar;
assign q = clk? (s + ((~r) & q)) : q;
assign qbar = ~q;
endmodule
```

```
C:\iverilog\bin>iverilog -o test sr.v sr_tb.v
C:\iverilog\bin>vvp test
VCD info: dumpfile tb_srff1.vcd opened for output.
RSLT
                                      qbar
                             q
PASS
         0
                   0
                             0
                                       1
PASS
                   1
                                      1
         0
                             0
PASS
         1
                   0
                                      0
FAIL
         1
                   1
                             X
                                       X
```



Inputs		Outputs				
S	R	$Q_{n}$	Q <sub>n+1</sub>			
0	0	0	0			
0	0	1	1			
0	1	0	0			
0	1	1	0			
1	0	0	1			
1	0	1	1			
1	1	invalid				
1	1	invalid				

308 × 263

# Digital Design and Computer Organization UE21CS251A

### 3<sup>rd</sup> Semester, Academic Year 2021-22

Date:30/09/2022


Name: SUJAL.S	SRN:	Section
	PES2UG21CS548	1

Program Number:\_\_\_\_3\_\_\_

Title of the Program

AIM: DESIGN A JK FLIPFLOP ...

```
C:\iverilog\bin>iverilog -o te jk_ff.v jk_tb.v
C:\iverilog\bin>vvp te
VCD info: dumpfile jkff_test.vcd opened for output.
time =10
                                                         OUTPUT VALUES Q =0
                INPUT VALUES J =0 K=0 RST_n =1
time = 30
                 INPUT VALUES
                                J =0 K=1 RST_n =0
                                                         OUTPUT VALUES Q =0
time =50
                                                         OUTPUT VALUES Q =0
                INPUT VALUES
                                J =1 K=1 RST_n =1
time =70
                 INPUT VALUES
                                J =0 K=0 RST_n =1
                                                         OUTPUT VALUES Q =0
time =90
                INPUT VALUES
                                J =0 K=1 RST_n =0
                                                         OUTPUT VALUES Q =0
time =110
                INPUT VALUES
                                J =1 K=1 RST_n =0
                                                         OUTPUT VALUES Q =1
```



$J_n$	$K_n$	$Q_n$	$\overline{Q_n}$	$Q_{n+1}$	Action
0	0	0	1	0	- O - No shange
0	0	1	0	1	$=Q_n=$ No change
0	1	0	1	0	= 0 = Reset
0	1	1	0	0	– u – keset
1	0	0	1	1	= 1 = Set
1	0	1	0	1	= 1 = Set
1	1	0	1	1	- O - Togglo
1	1	1	0	0	$=\overline{Q_n}=$ Toggle

# Digital Design and Computer Organization UE20CS251A

### 3<sup>rd</sup> Semester, Academic Year 2021-22

Date:30/09/2022

Name: SUJAL.S	SRN:PES2UG21CS548	Section
		1

Program Number:\_\_\_\_4\_\_\_


Title of the Program

AIM: DESIGN T-FLIPFLOP ....

Innut	Outputs						
Input	Present State	Next State					
T	Qn	Q <sub>n+1</sub>					
0	0	0					
0	1	1					
1	0	1					
1	1	0					

```
module TFlipFlop(T,Clock,Q,Qbar );
input T,Clock;
output reg Q,Qbar;
always@(T,posedge(Clock))
begin
    if(T==0)
    begin
        Q = 1'b1;
        Qbar=1'b0;
    end
else
    begin
        Q = 1'b0;
        Qbar=1'b1;
    end
end
endmodule
```

VCD	info	: dumpfil	e tff_	test.vcd	оре	ened	for	out	put.	
time	- 1	LØ	INPUT	VALUES	Т	= 0	RST_	n =	0	OUTPUT VALUES $Q = x$
time	= 3	30	INPUT	VALUES	Т	= 0	RST_	n =	0	OUTPUT VALUES $Q = x$
time	= 5	50	INPUT	VALUES	Т	= 1	RST_	n =	1	OUTPUT VALUES $Q = 0$
time	= 7	70	INPUT	VALUES	Т	= 0	RST_	n =	1	OUTPUT VALUES Q = 0
time	= 9	90	INPUT	VALUES	Т	= 0	RST_	n =	0	OUTPUT VALUES $Q = 0$
time	= 1	110	INPUT	VALUES	Т	= 1	RST_	n =	0	OUTPUT VALUES $Q = 1$
time	= 1	130	INPUT	VALUES	Т	= 0	RST_	n =	0	OUTPUT VALUES $Q = 1$
time	- 1	150	INPUT	VALUES	Т	- 0	RST_	n =	1	OUTPUT VALUES Q = 0
time	= 1	L70	INPUT	VALUES	Т	= 1	RST_	n =	1	OUTPUT VALUES $Q = 0$
time	= 1	190	INPUT	VALUES	Т	= 0	RST_	n =	1	OUTPUT VALUES $Q = 0$
time	= 2	210	INPUT	VALUES	Т	= 0	RST_	n =	1	OUTPUT VALUES Q = 0
time	= 2	230	INPUT	VALUES	Т	= 1	RST_	n =	0	OUTPUT VALUES $Q = 1$
time	= 2	250	INPUT	VALUES	Т	= 0	RST_	_n =	0	OUTPUT VALUES Q = 1
time	= 2	270	INPUT	VALUES	Т	= 0	RST_	n =	0	OUTPUT VALUES Q = 1
time	= 2	290	INPUT	VALUES	Т	- 1	RST_	n =	0	OUTPUT VALUES Q = 0
time	= 3	310	INPUT	VALUES	Т	= 0	RST_	n =	0	OUTPUT VALUES Q = 0



# Digital Design and Computer Organization UE20CS251A

### 3<sup>rd</sup> Semester, Academic Year 2021-22

Date:30/09/2022

Name: SUJAL.S	SRN:	Section
	PES2UG21CS548	1

Program Number:\_\_\_\_5\_\_

Title of the Program

#### AIM: DESIGN 8 Bit SHIFT REGISTER......

```
module shift_register (d,clock,enable,dir,reset,out);
input d,clock,enable,dir,reset;
output reg [7:0] out;

always @ (posedge clock)


if (! reset)
   out <= 0;

else
   begin
   if (enable)
        case (dir)

   0: out <={out [6:0],d};
   1: out <={d, out [7:1]};
        endcase

   else
        out <= out;
end
endmodule</pre>
```

```
C:\iverilog\bin>iverilog.exe -o out siso.v sisotb.v
C:\iverilog\bin>vvp out
UCD info: dumpfile register.vcd opened for output.
reset = 0 data = 1 enable = 0 dir = 0 out = xxxxxxxx
reset = 0 data = 1 enable = 0 dir = 0 out = 00000000
reset = 1 data = 1 enable = 1 dir = 0 out = 00000000
reset = 1 data = 0 enable = 1 dir = 0 out = 00000001
reset = 1 data = 1 enable = 1 dir = 0 out = 00000010
reset = 1 data = 0 enable = 1 dir = 0 out = 00000101
reset = 1 data = 1 enable = 1 dir = 0 out = 00001010
reset = 1 data = 0 enable = 1 dir = 0 out = 00010101
reset = 1 data = 1 enable = 1 dir = 0 out = 00101010
reset = 1 data = 0 enable = 1 dir = 0 out = 01010101
reset = 1 data = 0 enable = 1 dir = 1 out = 01010101
reset = 1 data = 1 enable = 1 dir = 1 out = 00101010
reset = 1 data = 0 enable = 1 dir = 1 out = 10010101
eset = 1 data = 1 enable = 1 dir = 1 out = 01001010
reset = 1 data = 0 enable = 1 dir = 1 out = 10100101
reset = 1 data = 1 enable = 1 dir = 1 out = 01010010
reset = 1 data = 0 enable = 1 dir = 1 out = 10101001
reset = 1 data = 1 enable = 1 dir = 1 out = 01010100
reset = 1 data = 1 enable = 1 dir = 1 out = 10101010
reset = 1 data = 1 enable = 1 dir = 1 out = 11010101
reset = 1 data = 1 enable = 1 dir = 1 out = 11101010
reset = 1 data = 1 enable = 1 dir = 1 out = 11110101
reset = 1 data = 1 enable = 1 dir = 1 out = 11111010
reset = 1 data = 1 enable = 1 dir = 1 out = 11111101
reset = 1 data = 1 enable = 1 dir = 1 out = 111111110
```



#### **Disclaimer:**

- The programs and output submitted is duly written, verified and executed my me.
- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Signature: Sujal.S

Name: Sujal.S

SRN: PES2UG21CS548

Section: I

Date: 30/09/2022