ASSIGNMENT 4

Digital Design and Computer Organization UE21CS251A

3rd Semester, Academic Year 2021-22

Date:

Name: Sujal.S	SRN:PES2UG21CS548	Section
		1

Program Number: ____1___

Title of the Program

AIM: Write a Verilog code and test bench for an 8-bit Booth Multiplier

```
> iverilog > bin > 🗋 boothmultiplier.
    module Booth_Multiplier(clock,reset,start,X,Y,valid,Z);
    input clock;
    input reset;
    input start;
    input signed [7:0]X,Y;
    output signed [15:0]Z;
    output valid;
11 reg signed [15:0] Z,next_Z,Z_temp;
12 reg next_state, present_state;
    reg [2:0] temp, next_temp;
14 reg [2:0] count, next_count;
    reg valid, next_valid;
    parameter IDLE = 1'b0;
    parameter START = 1'b1;
    always @ (posedge clock or negedge reset)
    if(!reset)
       begin
       Z
                   <= 16'd0;
       valid
                   <= 1'b0;
       present_state <= 1'b0;</pre>
       temp <= 2'd0;
count <= 2'd0;
```

```
else
   begin
   Z
               <= next_Z;
   valid
               <= next_valid;
   present_state <= next_state;</pre>
   temp
               <= next_temp;
   count
               <= next_count;
   end
end
always @ (*)
begin
case(present_state)
```


```
next_count = 2'b0;
    next_valid = 1'b0;
    if(start)
       begin
          next_state = START;
          next_temp = \{X[0],1'b0\};
          next_Z
                    = \{8'd0,X\};
       end
    else
       begin
          next_state = present_state;
          next_temp = 4'd0;
                    = 16'd0;
          next_Z
       end
    end
    START:
    begin
        case(temp)
        4'b10: Z_temp = {Z[15:8]-Y,Z[7:0]};
        4'b01: Z_temp = {Z[15:8]+Y,Z[7:0]};
        default: Z_temp = {Z[15:8],Z[7:0]};
        endcase
    next_temp = {X[count+1],X[count]};
70
    next_count = count + 1'b1;
    next_Z
              = Z_temp >>> 1;
    next_valid = (&count) ? 1'b1 : 1'b0;
    next_state = (&count) ? IDLE : present_state;
    end
```

```
75 end
76 endcase
77 end
78 endmodule
```


Case 1: +ve number * +ve number

56 * 70 = 3920

```
Microsoft Windows [Version 10.0.22000.1098]
(c) Microsoft Corporation. All rights reserved.
C:\iverilog\bin>iverilog.exe -o out boothmultiplier.v boothmultiplier_tb.v
C:\iverilog\bin>vvp out
UCD info: dumpfile Booth_Multiplier.vcd opened for output.
                  OX = 00111000, Y = 01000110, valid=0, Z = 0000000000000000
                 20X = 00111000, Y = 01000110, valid=0, Z = 0000000000111000
                 30X = 00111000, Y = 01000110, valid=0, Z = 000000000011100
                 40X = 00111000, Y = 01000110, valid=0, Z = 000000000001110
                 50X = 00111000, Y = 01000110, valid=0, Z = 0000000000000111
                 60X = 00111000, Y = 01000110, valid=0, Z = 1101110100000011
                 70X = 00111000, Y = 01000110, valid=0, Z = 1110111010000001
                 80X = 00111000, Y = 01000110, valid=0, Z = 1111011101000000
                 90X = 00111000, Y = 01000110, valid=0, Z = 0001111010100000
                100X = 00111000, Y = 01000110, valid=1, Z = 0000111101010000
                110X = 00111000, Y = 01000110, valid=0, Z = 0000000000000000
```




Case 2 : -ve number * +ve number -85 * 95 = -8075




Care 3: -ve number * -ve number

-55 * -66 = 3630



Case 4 : +ve number * - ve number 100*-99 = -9900



Disclaimer:

- The programs and output submitted is duly written, verified and executed my me.
- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Signature: Sujal.S

Name:Sujal S

SRN: PES2UG21CS548

Section: I

Date:27/10/2022