Digital Design and Computer Organization Laboratory UE20CS206

3rd Semester, Academic Year 2021-22

Date: 23/11/2022

Name : Sujal.S SRN : PES2UG21CS548 Section : I

Experiment Number: 7 Week # : 7

Title of the Program:

Microprocessor Control Logic

Aim of the Program:

To design the control logic, which is essentially a finite state machine.

Code (mproc.v)

module ir (input wire clk, reset, load, input wire [15:0] din, output wire [15:0] dout);

```
dfrl dfrl_0 (clk, reset, load, din['h0], dout['h0]);
dfrl dfrl_1 (clk, reset, load, din['h1], dout['h1]);
dfrl dfrl_2 (clk, reset, load, din['h2], dout['h2]);
```

```
dfrl dfrl 3 (clk, reset, load, din['h3], dout['h3]);
 dfrl dfrl_4 (clk, reset, load, din['h4], dout['h4]);
 dfrl dfrl_5 (clk, reset, load, din['h5], dout['h5]);
 dfrl dfrl_6 (clk, reset, load, din['h6], dout['h6]);
 dfrl dfrl 7 (clk, reset, load, din['h7], dout['h7]);
 dfrl dfrl_8 (clk, reset, load, din['h8], dout['h8]);
 dfrl dfrl_9 (clk, reset, load, din['h9], dout['h9]);
 dfrl dfrl_a (clk, reset, load, din['ha], dout['ha]);
 dfrl dfrl b (clk, reset, load, din['hb], dout['hb]);
 dfrl dfrl_c (clk, reset, load, din['hc], dout['hc]);
 dfrl dfrl_d (clk, reset, load, din['hd], dout['hd]);
 dfrl dfrl e (clk, reset, load, din['he], dout['he]);
 dfrl dfrl_f (clk, reset, load, din['hf], dout['hf]);
endmodule
module nor5 (input wire [0:4] i, output wire o);
 wire t;
 or3 or3_0 (i[0], i[1], i[2], t);
 nor3 nor3 0 (t, i[3], i[4], o);
endmodule
```

```
module control_logic (input wire clk, reset, input wire [15:0]
cur_ins,
 output wire [2:0] rd_addr_a, rd_addr_b, wr_addr, output wire
[1:0] op,
 output wire pc inc, load ir, wr reg);
 wire t, alu ins;
 dfsl fetch (clk, reset, 1'b1, wr_reg, pc_inc);
 assign load ir=pc inc;
 dfrl dec exec (clk, reset, 1'b1, load ir, t);
 nor5 nor5_0 (cur_ins[15:11], alu_ins);
 and2 and2 0 (t, alu ins, wr reg);
 assign rd_addr_a = cur_ins[2:0];
 assign rd_addr_b = cur_ins[5:3];
 assign wr_addr = cur_ins[8:6];
 assign op = cur ins[10:9];
endmodule
module mproc (input wire clk, reset, input wire [15:0] ins, output
wire [15:0] addr);
 wire pc_inc, cout; wire [2:0] rd_addr_a, rd_addr_b, wr_addr;
 wire [1:0] op; wire [15:0] cur_ins, d_out_a, d_out_b;
```

```
wire load_ir, wr_reg;

pc pc_0 (clk, reset, pc_inc, 1'b0, 1'b0, 16'b0, addr);

ir ir_0 (clk, reset, load_ir, ins, cur_ins);

control_logic control_logic_0 (clk, reset, cur_ins, rd_addr_a, rd_addr_b, wr_addr, op, pc_inc, load_ir, wr_reg);

reg_alu reg_alu_0 (clk, reset, 1'b1, wr_reg, op, rd_addr_a, rd_addr_b, wr_addr, 16'b0, d_out_a, d_out_b, cout);

endmodule
```

TABLE

cur_ins [15:0]	ram	Octal Value Of cur_ins	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0040 (Hex)	ram [0]	16'o 000100;	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	d_out_a+ d_out_b= FFFF+FFFF =FFFE with carry =1
0281 (Hex)	ram [1]	16'o 001100;	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	1	d_out_a- d_out_b= FFFE-FFFF =FFFF with borrow=1
04D1 (Hex)	ram 2]	16'o 002100	0	0	0	0	0	1	0	0	1	1	0	1	0	0	0	1	d_out_a AND

																			d_out_b= FFFE AND FFFF=FFFE
071A (Hex)	ram [3]	16'o 003100;	0	0	0	0	0	1	1	1	0	0	0	1	1	0	1	0	d_out_a OR d_out_b=
(FICK)	[9]	003100,																	FFFF OR
																			FFFE=FFFF

Output waveform

