Digital Design and Computer Organization Laboratory UE21CS251A

3rd Semester, Academic Year 2022-23

Date: 29/11/2022

Name : Sujal.S	SRN: PES2UG21CS548	Section : I

Title of the Program:

Microprocessor Control Logic-2

Aim of the Program:

The task in this assignment the intent of this assignment is to enhance the control logic to implement a load and a jump instruction

```
fa (input wire i0, i1, cin, output wire sum, cout);
      wire t0, t1, t2;
      xor3 _i0 (i0, i1, cin, sum);
      and2 _i1 (i0, i1, t0);
      and2 _i2 (i1, cin, t1);
      and2 _i3 (cin, i0, t2);
     or3 _i4 (t0, t1, t2, cout);
10
          addsub (input wire addsub, i0, i1, cin, output wire sumdiff, cout);
11
    fa _i0 (i0, t, cin, sumdiff, cout);
13
    xor2 _i1 (i1, addsub, t);
14
15
16
          alu_slice (input wire [1:0] op, input wire i0, i1, cin, output wire o, cout);
17
     wire t_sumdiff, t_and, t_or, t_andor; addsub _i0 (op[0], i0, i1, cin, t_sumdiff, cout);
18
19
     and2 _i1 (i0, i1, t_and);
20
     or2 _i2 (i0, i1, t_or);
21
     mux2 _i3 (t_and, t_or, op[0], t_andor);
22
      mux2 _i4 (t_sumdiff, t_andor, op[1], o);
```

```
25
           alu (input wire [1:0] op, input wire [15:0] i0, i1,
26
        output wire [15:0] o, output wire cout);
27
                     [14:0] c;
      alu_slice _i0 (op, i0[0], i1[0], op[0] , o[0], c[0]);
28
29
      alu_slice _i1 (op, i0[1], i1[1], c[0], o[1], c[1]);
      alu_slice _i2 (op, i0[2], i1[2], c[1], o[2], c[2]);
30
      alu_slice _i3 (op, i0[3], i1[3], c[2], o[3], c[3]);
31
      alu_slice _i4 (op, i0[4], i1[4], c[3], o[4], c[4]);
alu_slice _i5 (op, i0[5], i1[5], c[4], o[5], c[5]);
32
33
34
      alu_slice _i6 (op, i0[6], i1[6], c[5], o[6], c[6]);
      alu_slice _i7 (op, i0[7], i1[7], c[6], o[7], c[7]);
35
36
      alu_slice _i8 (op, i0[8], i1[8], c[7], o[8], c[8]);
      alu_slice _i9 (op, i0[9], i1[9], c[8], o[9], c[9]);
37
      alu_slice _i10 (op, i0[10], i1[10], c[9] , o[10], c[10]);
38
      alu_slice _i11 (op, i0[11], i1[11], c[10], o[11], c[11]);
39
40
      alu_slice _i12 (op, i0[12], i1[12], c[11], o[12], c[12]);
      alu_slice _i13 (op, i0[13], i1[13], c[12], o[13], c[13]);
alu_slice _i14 (op, i0[14], i1[14], c[13], o[14], c[14]);
41
42
43
      alu_slice _i15 (op, i0[15], i1[15], c[14], o[15], cout);
44
```

```
and3 (input wire i0, i1, i2, output wire o);
36
     wire t;
37
     and2 and2_0 (i0, i1, t);
38
     and2 and2_1 (i2, t, o);
39
40
     dule or3 (input wire i0, i1, i2, output wire o);
41
42
     wire t;
43
     or2 or2_0 (i0, i1, t);
44
     or2 or2_1 (i2, t, o);
45
46
     tule nor3 (input wire i0, i1, i2, output wire o);
47
     wire t;
48
49
     or2 or2_0 (i0, i1, t);
     nor2 nor2_0 (i2, t, o);
50
51
52
    odule nand3 (input wire i0, i1, i2, output wire o);
53
     wire t;
54
55
     and2 and2_0 (i0, i1, t);
56
     nand2 nand2_1 (i2, t, o);
57
58
59
        xor3 (input wire i0, i1, i2, output wire o);
     wire t;
60
61
     xor2 xor2_0 (i0, i1, t);
62
     xor2 xor2_1 (i2, t, o);
63
64
    while xnor3 (input wire i0, i1, i2, output wire o);
65
     wire t;
66
67
     xor2 xor2_0 (i0, i1, t);
68
     xnor2 xnor2_0 (i2, t, o);
69
```

```
71
          mux2 (input wire i0, i1, j, output wire o);
72
            0 = (j=0)?i0:i1;
73
74
75
          mux4 (input wire [8:3] i, input wire j1, j0, output wire o);
     wire t0, t1;
76
77
     mux2 mux2_0 (i[0], i[1], j1, t0);
     mux2 mux2_1 (i[2], i[3], j1, t1);
78
79
     mux2 mux2_2 (t0, t1, j0, o);
80
81
82
          mux8 (input wire [0:7] 1, input wire j2, j1, j0, output wire o);
83
     wire t0, t1;
     mux4 mux4_0 (i[0:3], j2, j1, t0);
84
     mux4 mux4_1 (i[4:7], j2, j1, t1);
86
     mux2 mux2_0 (t0, t1, j0, o);
87
88
89
          demux2 (input wire i, j, output wire o0, o1);
90
            00 = (j=0)?i:1'b0;
91
            01 = (j=1)?i:1'b0;
92
93
94
     dule demux4 (input wire 1, j1, j0, output wire [0:3] o);
95
     wire t0, t1;
     demux2 demux2_0 (i, j1, t0, t1);
96
     demux2 demux2_1 (t0, j0, o[0], o[1]);
97
98
     demux2 demux2_2 (t1, j0, o[2], o[3]);
99
100
     ndulu demux8 (input wire i, j2, j1, j0, output wire [0:7] o);
101
102
     wire t0, t1;
     demux2 demux2_0 (i, j2, t0, t1);
103
     demux4_0 (t0, j1, j0, o[0:3]);
104
105
     demux4 demux4_1 (t1, j1, j0, o[4:7]);
106
```

```
df (input wire clk, in, output wire out);
108
109 reg df_out;
110 alwaya@(posedge clk) df_out ≤ in;
111 assign out = df out;
          wssign out = df_out;
111
112
113
114 module dfr (input wire clk, reset, in, output wire out);
115 wire reset_, df_in;
116 invert invert_0 (reset, reset_);
117 and2 and2_0 (in, reset_, df_in);
118 df df_0 (clk, df_in, out);
113
119
120
          wive dfrl (input wire clk, reset, load, in, output wire out);
wire _in;
mux2 mux2_0(out, in, load, _in);
dfr dfr_1(clk, reset, _in, out);
121
122
123
124
125
126
127 module dfs (input wire clk, set, in, output wire out);
128 wire dfr_in,dfr_out;
129 invert invert_0(in, dfr_in);
130 invert invert_1(dfr_out, out);
131 dfr dfr_2(clk, set, dfr_in, dfr_out);
132
133
           mule dfsl (input wire clk, set, load, in, output wire out);
wire _in;
mux2 mux2_0(out, in, load, _in);
dfs dfs_1(clk, set, _in, out);
134
135
136
137
138
```

```
ir (input wire clk, reset, load, input wire [15:0] din, output wire [15:0] dout);
   dfrl dfrl_0 (clk, reset, load, din['h0], dout['h0]);
 4 dfrl dfrl_1 (clk, reset, load, din['h1], dout['h1]);
 6 dfrl dfrl_2 (clk, reset, load, din['h2], dout['h2]);
 8 dfrl dfrl_3 (clk, reset, load, din['h3], dout['h3]);
10 dfrl dfrl_4 (clk, reset, load, din['h4], dout['h4]);
12 dfrl dfrl_5 (clk, reset, load, din['h5], dout['h5]);
13
14 dfrl dfrl_6 (clk, reset, load, din['h6], dout['h6]);
15
16 dfrl dfrl_7 (clk, reset, load, din['h7], dout['h7]);
17
18 dfrl dfrl_8 (clk, reset, load, din['h8], dout['h8]);
19
20 dfrl dfrl_9 (clk, reset, load, din['h9], dout['h9]);
21
22 dfrl dfrl_a (clk, reset, load, din['ha], dout['ha]);
23
24 dfrl dfrl_b (clk, reset, load, din['hb], dout['hb]);
25
26 dfrl dfrl_c (clk, reset, load, din['hc], dout['hc]);
27
28 dfrl dfrl_d (clk, reset, load, din['hd], dout['hd]);
29
30 dfrl dfrl_e (clk, reset, load, din['he], dout['he]);
31
32 dfrl dfrl_f (clk, reset, load, din['hf], dout['hf]);
33
34
```

```
Wire t;

in the control of the contr
```

```
ram_128_16 (input wire clk, reset, wr, input wire [6:0] addr,
2 input wire [15:0] din, output wire [15:0] dout);
    reg [0:127] ram [15:0];
5
 6
      ram[0]=16'0000100;
 7
      ram[1]=16'0001201;
8
      ram[2]=16'0882321;
9
      ram[3]=16'0003432;
10
11
           @(wr) ram[addr]=din;
12
           dout=ram[addr];
13
14
15
         mproc_mem (input wire clk, reset);
    wire [15:0] addr; wire [15:0] ins;
17
18
    ram_128_16 ram_128_16_0 (clk, reset, 1'b0, addr[6:0], 16'b0, ins);
19
    mproc mproc_0 (clk, reset, ins, addr);
```

```
pc_slice (input wire clk, reset, cin, load, inc, sub, offset,
    output wire cout, pc);
    wire in, inc_;
    invert invert_0 (inc, inc_);
    and2 and2_0 (offset, inc_, t);
    addsub addsub_0 (sub, pc, t, cin, in, cout);
    dfrl dfrl_0 (clk, reset, load, in, pc);
8
          pc_sliceO (input wire clk, reset, cin, load, inc, sub, offset,
10
    output wire cout, pc);
    wire in;
11
    or2 or2_0 (offset, inc, t);
    addsub addsub_0 (sub, pc, t, cin, in, cout);
14
    dfrl dfrl_0 (clk, reset, load, in, pc);
15
          pc (input wire clk, reset, inc, add, sub, input wire [15:0] offset,
17
    output wire [15:0] pc);
18
    input wire load; input wire [15:0] c;
19
    or3 or3_0 (inc, add, sub, load);
    pc_slice0 pc_slice_0 (clk, reset, sub, load, inc, sub, offset[0], c[0], pc[0]);
    pc_slice pc_slice_1 (clk, reset, c[0], load, inc, sub, offset[1], c[1], pc[1]);
    pc_slice pc_slice_2 (clk, reset, c[1], load, inc, sub, offset[2], c[2], pc[2]);
    pc_slice pc_slice_3 (clk, reset, c[2], load, inc, sub, offset[3], c[3], pc[3]);
    pc_slice pc_slice_4 (clk, reset, c[3], load, inc, sub, offset[4], c[4], pc[4]);
    pc_slice pc_slice_5 (clk, reset, c[4], load, inc, sub, offset[5], c[5], pc[5]);
    pc_slice pc_slice_6 (clk, reset, c[5], load, inc, sub, offset[6], c[6], pc[6]);
    pc_slice pc_slice_7 (clk, reset, c[6], load, inc, sub, offset[7], c[7], pc[7]);
    pc_slice pc_slice_8 (clk, reset, c[7], load, inc, sub, offset[8], c[8], pc[8]);
    pc_slice pc_slice_9 (clk, reset, c[8], load, inc, sub, offset[9], c[9], pc[9]);
    pc_slice pc_slice_10 (clk, reset, c[9], load, inc, sub, offset[10], c[10], pc[10]);
    pc_slice pc_slice_11 (clk, reset, c[10], load, inc, sub, offset[11], c[11], pc[11]);
    pc_slice pc_slice_12 (clk, reset, c[11], load, inc, sub, offset[12], c[12], pc[12]);
    pc_slice pc_slice_13 (clk, reset, c[12], load, inc, sub, offset[13], c[13], pc[13]);
    pc_slice pc_slice_14 (clk, reset, c[13], load, inc, sub, offset[14], c[14], pc[14]); pc_slice pc_slice_15 (clk, reset, c[14], load, inc, sub, offset[15], c[15], pc[15]);
36
```

```
onute reg_file_2_1 (input wire clk, reset, wr, rd_addr_a, rd_addr_b, wr_addr, d_in, output wire d_out_a, d_out_b);
wire l0, l1, o0, o1;
dfrl dfrl_0 (clk, reset, l0, d_in, o0);
dfrl dfrl_1 (clk, reset, l1, d_in, o1);
mux2 mux2_a (o0, o1, rd_addr_a, d_out_a);
mux2 mux2_b (o0, o1, rd_addr_b, d_out_b);
demux2_b (o0, o1, rd_addr_b, d_out_b);
demux2_demux2_0 (wr, wr_addr, l0, l1);
18
19
18
19 module _reg_file_4_1 (input wire clk, reset, wr, input wire [1:8] rd_addr_a, rd_addr_b, wr_addr, input wire d_in, output wire d_out_a, d_out_b);
20 wire wr0, wr1, o0_a, o0_b, o1_a, o1_b;
21 _reg_file_2_1 reg_file_2_1_8 (clk, reset, wr0, rd_addr_a[0], rd_addr_b[0], wr_addr[0],
22 d_in, o0_a, o0_b);
23 reg_file_2_1 reg_file_2_1_1 (clk, reset, wr1, rd_addr_a[0], rd_addr_b[0], wr_addr[0],
24 d_in, o1_a, o1_b);
25 mux2 mux2_a (o0_a, o1_a, rd_addr_a[1], d_out_a);
26 mux2 mux2_b (o0_b, o1_b, rd_addr_b[1], d_out_b);
27 demux2 demux2_b (wr, wr_addr[1], wr0, wr1);
28 endwodule
         module reg_file_4_1 (input wire clk, reset, wr, input wire [1:0] rd_addr_a, rd_addr_b, wr_addr, input wire d_in, output wire d_out_a, d_out_b);
wire wr0, wr1, o0_a, o0_b, o1_a, o1_b;
reg_file_2_1 reg_file_2_1_0 (clk, reset, wr0, rd_addr_a[0], rd_addr_b[0], wr_addr[0],
d_in, o0_a, o0_b);
reg_file_2_1 reg_file_2_1_1 (clk, reset, wr1, rd_addr_a[0], rd_addr_b[0], wr_addr[0],
d_in, o1_a, o1_b);
mux2 mux2_b (o0_a, o1_a, rd_addr_a[1], d_out_a);
mux2 mux2_b (o0_b, o1_b, rd_addr_b[1], d_out_b);
demux2 demux2_0 (wr, wr_addr[1], wr0, wr1);
           wedule reg_file_8.1 (input wire clk, reset, wr, input wire [2:0] rd_addr_a, rd_addr_b, wr_addr, input wire d_in, output wire d_out_a, d_out_b);
wire wr0, wr1, o0_a, o0_b, o1_a, o1_b;
_reg_file_4.1 reg_file_4.1_0 (clk, reset, wr0, rd_addr_a[1:0], rd_addr_b[1:0], wr_addr[1:0],
           _reg_file_4_1 reg_file_4_1_b (btk, reset, wre, re_addr_alite), re_addr_b[ite], wr_addr[ite], d_in, ol_a, ol_b); reg_file_4_1 reg_file_4_1_1 (clk, reset, wr1, rel_addr_a[ite], rel_addr_b[ite], wr_addr[ite], d_in, ol_a, ol_b); mux2 mux2_a (oe_a, ol_a, rel_addr_a[2], d_out_a); mux2 mux2_b (oe_b, ol_b, rel_addr_b[2], d_out_b); demux2_demux2_0 (wr, wr_addr[2], wr0, wr1);
mounter reg_file (input wire clk, reset, wr, input wire [2:8] rd_addr_a, rd_addr_b, wr_addr, input wire [15:8] d_in, output wire [15:8] d_out_a, d_out_b); reg_file_8_4 reg_file_8_4.0 (clk, reset, wr, rd_addr_a, rd_addr_b, wr_addr, d_in[3:8], d_out_a[3:8], d_out_b[3:8]); reg_file_8_4 reg_file_8_4.1 (clk, reset, wr, rd_addr_a, rd_addr_b, wr_addr, d_in[7:4], d_out_a[7:4], d_out_b[7:4]); reg_file_8_4 reg_file_8_4.2 (clk, reset, wr, rd_addr_a, rd_addr_b, wr_addr, d_in[1:8], d_out_b[1:8], d_out_b[1:8]); reg_file_8_4 reg_file_8_4.3 (clk, reset, wr, rd_addr_a, rd_addr_b, wr_addr, d_in[1:5:12], d_out_b[1:2]); reg_file_8_4 reg_file_8_4.3 (clk, reset, wr, rd_addr_a, rd_addr_b, wr_addr, d_in[1:5:12], d_out_a[15:12], d_out_b[1:3:1]);
         monvie mux2_4 (input wire [3:0] i0, i1, input wire j, output wire [3:0] o);
mux2 mux2_0 (i0[0], i1[0], j, o[0]);
mux2 mux2_1 (i0[1], i1[1], j, o[1]);
mux2 mux2_2 (i0[2], i1[2], j, o[2]);
mux2 mux2_3 (i0[3], i1[3], j, o[3]);
         module mux2_16 (input wire [15:8] 10, i1, input wire j, output wire [15:8] 0);

mux2_4 mux2_4_0 (18[3:8], 11[3:8], j, o[3:8]);

mux2_4 mux2_4_1 (18[7:4], 11[7:4], j, o[7:4]);

mux2_4 mux2_4_2 (18[1:8], i1[1:8], j, o[1:8]);

mux2_4 mux2_4_3 (18[15:12], i1[15:12], j, o[15:12]);
        module reg_alu (input wire clk, reset, sel, wr, input wire [1:0] op, input wire [2:0] rd_addr_a, rd_addr_b, wr_addr, input wire [15:0] d_in, output wire [15:0] d_out_a, d_out_b, output wire cout); wire [15:0] d_in_alu, d_in_reg; wire cout_0; alu alu_0 (op, d_out_a, d_out_b, d_in_alu, cout_0); reg_file reg_file_0 (clk, reset, wr, rd_addr_a, rd_addr_b, wr_addr, d_in_reg, d_out_a, d_out_b); mux2_16 mux2_16_0 (d_in, d_in_alu, sel, d_in_reg); dfr dfr_0 (clk, reset, cout_0, cout);
```

```
1 timescale 1 ns / 100 ps
 3
   define TESTVECS 4
 4
 5
   ailine tb;
 6
 7
 8 reg clk, reset;
 9
10 integer 1;
11
12
            ("tb_mproc_mem.vcd");
13
            (8,tb);
14
15
16
17
18
19 reset = 1'b1;
20 #12.5 reset = 1'b0;
21
22
23
           clk = 1'b0;
24
           #5 clk =~ clk;
25
26 mproc_mem mproc_mem_0 (clk, reset);
27
28
29
30 #6 for (i=0;i<`TESTVECS;i=i+1)
31
32
            #10;
33
34 #100
35
36
37
```

Output waveform

