

Name : Sujal Agarwal Roll.No : BT21ECE055 Course : CMOS design

Instructor : Dr.Paritosh Peshwa

Project Report

Title:

Design of Timer 555 in Astable Confriguation.

- 1. Simulate schematic of 555 Timer in Astable Confriguation in NgSpice.
- 2. Simulate layout of 555 Timer in Astable Confriguation in Microwind.

Theory:

<u>555 Timer:</u>

The 555 timer IC is an integrated circuit (chip) used in a variety of timer, delay, pulse generation, and oscillator applications. The basic 555 timer gets its name from the fact that there are three internally connected $5K\Omega$ resistors which it uses to generate the two comparators reference voltages. Fuctional Diagram of 555 Timer:




Figure 1: Fuctional Diagram of 555 Timer

Description of Functional Diagram:

Voltage Divider Network: The voltage divider network consists of a three $5K\Omega$

resistors that are connected in series between the

sup-ply voltage VDD and ground.

The Network provides 2VDD/3 Voltage at the point after which two $5k\Omega$ resistors are connected to ground. Similarly it provides VDD/3 at the point after

which one $5k\Omega$ resistor is connected to grounds.

Comparator: The functional diagram of a 555 Timer IC consists

of two comparators: an Upper Comparator (UC)

and a Lower Comparator (LC).

If the voltage present at the non-inverting terminal of an op-amp is greater than the voltage present at its inverting terminal, then the output of comparator will be +Vsat. This can be considered

as Logic High ('1') in digital representation.

If the voltage present at the non-inverting terminal of op-amp is less than or equal to the voltage at its inverting terminal, then the output of comparator will be -Vsat. This can be considered

as Logic Low ('0') in digital representation.

Flip-Flop: An SR flip-flop stores the state of the timer and is

controlled by the two comparators. The "Reset" pin overrides the other two inputs, thus the flip-flop (and therefore the entire timer) can be reset at any time.

Transistors and Inverter: The functional diagram of a 555 Timer IC consists of

one npn transistor Q1 and one pnp transistor Q2. The npn transistor Q1 will be turned ON if its base to emitter voltage is positive and greater than cut-in voltage. Otherwise, it will be turned-OFF.

The pnp transistor Q2 is used as buffer in order to isolate the reset input from SR flip-flop and npn tran-sistor Q1.

The inverter used in the functional diagram of a 555 Timer IC not only performs the inverting action but also amplifies the power level.

Astable Confriguation of 555 Timer




Figure 2: Astable Confriguation of 555 Timer

In the astable configuration, the 555 timer puts out a continuous stream of rectangular pulses having a specific frequency. The astable configuration is implemented using two resistors, R_1 and R_2 and one capacitor C. In this configuration, the control pin is not used, thus it is connected to ground through a 10 nF decoupling capacitor to shunt electrical noise. The threshold and trigger pins are connected to the capacitor C; thus they have the same voltage.

The Output Pulse Genarated will have,

$$t_{high} = In(2) * (R_1 + R_2) * C$$

$$t_{low} = In(2) * R_2 *$$

$$C$$

$$1$$

$$In(2) * (R_1 + 2 * R_2)$$

$$f = t_{high} t_{low} = t_{high} t_{low} = t_{high} t_{low} t_{low} = t_{high} t_{low} t_{lo$$

Theoritical Calculations:

Time period of Output wave for R_1 , R_2 and C equal to $8.2K\Omega$, $68K\Omega$ and 500nF respectively is

$$f = \ln \frac{10^6}{(2) * (8.2 + 2 * 68) * 500} = 20$$

$$T = f^{1} = 20^{1} = 0.05$$

CMOS Project

3

Circuit, Codes, Layouts and Outputs:

Note:In all the Circuit figure node number is displayed in red color. 555 Timer:

CMOS Circuit of 555 Timer in Astable Configuration:




Figure 3: CMOS Circuit of 555 Timer in Astable Configuration

NgSpice Code:

```
*** Project Timer 555


VDD 3 0 dc 2V


Rx 3 2 5k
```

```
Ry 2 11 5k
Rz 11 0 5k
Ra 10 6 5k
Cc 2 0 10n
R134 8.2K
R2 4 1 68 k
C 1 0 500n
. model nmod nmos level=54 verison=4.7
. model pmod pmos level=54 verison=4.7
M1 9 1 7
            0 \text{ nmod } w = 100u \quad I = 10u
M2 8 2 7
            0 \text{ nmod } w = 100u \quad I = 10u
M3 7 6 0
            0 \text{ nmod } w = 100u \quad I = 10u
M4 6 6 0
            0 \text{ nmod } w = 100u \quad I = 10u
M5 14 14
            0.0 \text{ nmod w} = 100u \text{ I} = 10u
            0.0 \text{ nmod w} = 100 \text{u} \quad I = 10 \text{u}
M6 13 14
M7 15
       6.0 \ 0 \ \text{nmod w} = 100 \ \text{u} \ \ \text{l} = 10 \ \text{u}
M8 17 15
            0.0 \text{ nmod w} = 100u \text{ I} = 10u
M9 16 13
            0.0 \text{ nmod w} = 100 \text{u} \quad I = 10 \text{u}
M11 17 16 0 0 nmod w = 100u I = 10u
M12 4 18
            0.0 \text{ nmod w} = 100 \text{u}
                                 I = 10u
M13 18 17 0 0 nmod w = 100u I = 10u
M14 5 18 00 nmod w = 100u l = 10u
MA 9 8 3 3 pmod w = 50u I = 10u
MB 8 8 3 3 pmod w = 50u I = 10u
MC 10 10 33 pmod w = 50u I = 10u
MD 12 10 33 pmod w = 50u I = 10u
ME 14 11 12 12 pmod w = 50u I = 10u
MF 13 1 12 12 pmod w = 50u I = 10u
MG 15 93 3 pmod w = 50u I = 10u
MH 13 33 3 pmod w = 50u I = 10u
MI 16 10
            33 pmod w = 50u I = 10u
            33 \text{ pmod w} = 50u \text{ I} = 10u
MJ 17
        10
            33 pmod w = 50u I = 10u
MK 18 17
       18 3 3 pmod w = 50u I = 10u
ML 5
.tran 0.01ms 200ms
```

```
. c o n t r
o I run
p I o t V(5)
. endc
. end
```

Ngspice Output:





In above Output Images V(5) is Output.

Practical Calculations:

 $t_{high} = 0.0548077 - 0.0275641 = 0.027$

 $t_{low} = 0.0785256 - 0.0548077$

T = 0.05

Microwind Layout:




Figure 4: Microwind Layout of 555 Timer in Astable configuration

Simulation Output of Microwind Layout:




Figure 5: Microwind Layout Output of 555 Timer in Astable configuration

Conclusion:

In my project, I have Implemented the 555 timer in Astable Configuration, The theoritical calculations and Ngspice Calculations of Time Period of output pluse is same, and I designed the Layout of 555 Timer in MicroWind.some of the application of 555 Timer are Pulse Generation, Time Delay Generation, Precision Timing, Sequential Timing, Pulse Width Modulation (PWM)