

SUJITH POLISETTY

Physical Design Engineer

+91 9390058138

sujithpolisetty9@gmail.com

<https://www.linkedin.com/in/sujithpolisetty>

PROFILE SUMMARY

Physical Design Engineer with a solid foundation in the RTL-to-GDSII flow, including floorplanning, CTS, and routing. Proficient in using industry-standard EDA tools to achieve timing closure and resolve DRC/LVS issues for high-quality silicon.

PROFESSIONAL TRAINING

MAY 2025 - Present

Advanced Physical Design Trainee | Maven Silicon Softech Pvt Ltd., Bangalore

- I Trained in complete ASIC Physical Design flow from netlist to GDSII.
- Gained hands-on experience in floorplanning, CTS, routing, and timing closure using industry-standard EDA tools.
- Developed a solid understanding of trade-offs in timing, power, and area optimization, which are crucial for successful tape-outs in deep sub-micron technology nodes.

EDUCATION

- 2021-2025 BE in Electronics and Communication Engineering from Geethanjali Institute of Science & Technology - 75 %
- 2019-2021 Intermediate from Krishna Chaitanya Junior College - 80.6 %
- 2018-2019 Secondary School from New Little Flowers EM High School - 85 %

SKILLS

- **VLSI Design Skills :-** Verilog HDL (Basics), Synthesis, Floorplan, Static Timing Analysis, Placement, Clock Tree synthesis, Routing, TCL Scripting
- **EDA Tools :-** Fusion Compiler (Synopsys), Prime Time (Synopsys), DC & ICCII (Synopsys), Library Manager (Synopsys)
- **Soft Skills :-** Time Management, Problem Solving, Video Editing, Adobe Photoshop

PROJECTS

RSIC-V

Technology: 32nm

Tool : DC + ICC2, Library manager

Role: Designed and implemented two custom macros into a RISC -V architecture

Description:

Implemented the physical design flow for a 32nm RISC-V processor using ICC2, achieved timing closure by fixing setup violations, reduced wire length by 10%, and completed DRC/LVS verification.

FPU [FLOATING POINT UNIT]

Technology: 32nm

Tool : DC + ICC2, Library manager

Role: Designed and implemented two custom macros into a FPU [FLOATING POINT UNIT]

Description:

Optimized the physical design of an FPU using ICC2 by fixing critical setup and hold violations during Placement and CTS, improving timing and ensuring successful DRC/LVS closure.

ROUTER 1*3

Technology: 32nm

Tool : Fusion Compiler

Role: Designed the whole project in single power domain

Description:

Developed a 1x3 router from RTL to physical design, optimizing placement and routing. Verified fabrication compliance through DRC/LVS checks.