



# JYOTHY INSTITUTE OF TECHNOLOGY

TATAGUNI, BENGALURU  
AFFILIATED TO VTU, BELAGAVI

## Department of Computer Science and Engineering

Accredited by NBA, New Delhi

I INTERNAL ASSESSMENT, November 2020

Course: Advanced Computer Architecture

Course Code: 17CS72

Program & Semester: CSE-VII

Max. Marks: 50

Date: 02-11-2020

Time: 02:00-03:15 (75 minutes)

Answer the following questions. 12M Quiz and 3 questions 06M each

Q.No	Question	Marks	Course Outcomes
1	<p>1. Pipelining technology came into existence during ____ generation.</p> <p>a) Second b) Third c) Fourth d) Fifth</p> <p>2. Which among these is not a parallel computer?</p> <p>a) SISD b) SIMD c) MISD d) MIMD</p> <p>3. Which among these development layers is machine independent?</p> <p>a) Addressing space b) Communication model c) Programming environment d) None of the above</p> <p>4. _____ compiler is used in explicit parallelism.</p> <p>a) parallelizing b) Dependency preserving c) Concurrency preserving d) None of the above</p> <p>5. A benchmark program contains 450000 arithmetic instructions, 320000 data transfer instructions and 230000 control transfer instructions. Each arithmetic instruction take 1 clock cycle to execute whereas each data transfer and control transfer instruction takes 2 clock cycles to execute on a 400MHz processors process. The effective CPI is</p> <p>a) 1.35 cycles / instruction b) 1.55 cycles / instruction c) 1.45 cycles / instruction d) None of the above</p> <p>6. _____ is not a PRAM variant.</p> <p>a) EREW b) ERCW c) CRAW d) CRCW</p>	6 * 1 M	CO1

	<p>7. Statement S2 is _____ on statement S1 if S2 follows S1 in program order and if the output of S2 overlaps the input to S1.</p> <p>a) Flow Dependence b) Output Dependence c) Overlap Dependence d) Anti-Dependence</p> <p>8. According to Amdahl's law, when N numbers of processors are used, speedup is calculated by _____.</p> <p>a) <math>1/((N/S)+P)</math> b) <math>1/(P+N/S)</math> c) <math>1/((P/N)+S)</math> d) <math>1/((N/P)+S)</math></p> <p>9. _____ is not a dynamic connection network.</p> <p>a) Hypercubes b) Omega c) Baseline d) Crossbar</p> <p>10. In _____ refers to the situation where two or more instructions demand use of the same functional unit at the same time.</p> <p>a) Instruction conflict b) Function conflict c) Resource conflict d) IP conflict</p> <p>11. A superscalar processor of degree m can issue___ instructions per cycle.</p> <p>a) <math>2m</math> b) <math>m^2</math> c) m d) <math>m/2</math></p> <p>12. Copies of same information item at successive memory levels be consistent is a _____ property of memory hierarchy.</p> <p>a) Temporal Locality b) Spatial Locality c) Coherence d) Inclusion</p>			CO2
<b>2 a</b>	Explain the elements of modern computers with relevant diagram.			
	OR			
<b>2 b</b>	With a neat diagram, explain the operational model of SIMD.	6 M		CO1
<b>3 a</b>	<p>Explain the Bernstein's condition for parallelism. Detect the parallelism in the following code using Bernstein's condition:</p> <p><b>P1 : C = D * E</b>  <b>P2 : M = G + C</b>  <b>P3 : A = B + C</b>  <b>P4: C = L + M</b>  <b>P5: F = G / E.</b></p> <p>OR</p>	6 M		CO1

<b>3 b</b>	For the program given below, write the dataflow graph and show the parallel execution on a shared memory 4 processor system.  <pre> input d, e, f c<sub>0</sub> = 0 for i from 1 to 8 do begin a<sub>i</sub> := d<sub>i</sub> + e<sub>i</sub> b<sub>i</sub> := a<sub>i</sub> * f<sub>i</sub> c<sub>i</sub> := b<sub>i</sub> + c<sub>i-1</sub> end output a, b, c </pre>		
<b>4 a</b>	Differentiate between micro-programmed control and hardwired control architectures.	6 M	CO2
	OR		
<b>4 b</b>	Describe the typical VLIW processor and its pipeline operations.		
<b>Course outcomes</b>			
<b>Students will be able to:</b>			
CO 1: Acquire Knowledge on Parallel Computer Models, Network Properties and Scalable Performance			
CO 2: Illustrate Concepts of Computer (Processors, Memory Hierarchy, Bus, Cache, Shared Memory, Pipelining)			

Faculty Email id: - [madhu.br@jyothyit.ac.in](mailto:madhu.br@jyothyit.ac.in)