

```
"010" - Move instruction
```

"000" – Add instruction

"001" – Substraction

"011" – Jump if zero instruction

"100" – Multiply instruction

```
"0100100000011", -- Mov R2, 3
"0101110000010", -- Mov R7, 2
"0011110100000", -- Sub R7, R2
"1011110000000", -- Neg R7
"0100110000010", -- Mov R3, 2
"0001110110000", -- Add R7, R3
"1001110110000", -- Mul R7, R3
"0110000000001"-- JMZ( check R0 )
```


```
"0101110000001", --Mov R7, 1
"0100100000010", --Mov R2, 2
"0001110100000", --Add R7, R2
"01001100000011", --Mov R3, 3
"0001110110000", --Add R7, R3
"01111100000001", --JMZ R7, 1
"0001110000000", --Add R7, R0
"0110000000110" --JMZ R0, 6
```


```
begin
library IEEE;
                                                                  Ins <= I(12 downto 10);</pre>
use IEEE.STD_LOGIC_1164.ALL;
                                                                  RegA \leftarrow I(9 downto 7);
                                                                  RegB <= I(6 downto 4);</pre>
entity Instruction_Decoder is
    Port ( I : in STD_LOGIC_VECTOR (12 downto 0);
           Reg_Check_Jump : in STD_LOGIC_VECTOR (3 downto 0);
           Load Select : out STD LOGIC;
                                                                  with Ins select Reg_select_1<=</pre>
           Imm Value : out STD LOGIC VECTOR (3 downto 0);
                                                                           "000" when "101",
           Reg_Enable : out STD_LOGIC_VECTOR (2 downto 0);
                                                                          RegA when others;
           Reg_Select_1 : out STD_LOGIC_VECTOR (2 downto 0);
                                                                  with Ins select Reg_select_2<=</pre>
           Reg_Select_2 : out STD_LOGIC_VECTOR (2 downto 0);
                                                                          RegA when "101",
           Add_Sub : out STD_LOGIC;
                                                                          RegB when others;
           Jump_Flag : out STD_LOGIC;
           Address : out STD_LOGIC_VECTOR (2 downto 0);
           Mul: out STD_LOGIC
                                                                  Data <= I(3 downto 0);</pre>
           );
end Instruction_Decoder;
                                                                  Sel <= NOT(Ins(1)) AND Ins(0);</pre>
                                                                  Load_Select <= Ins(1) AND NOT (Ins(0));
architecture Behavioral of Instruction_Decoder is
                                                                  Add Sub <= Ins(0);
component Mux_2_to_1_3bit
                                                                  Jump_Flag <= Ins(1) AND Ins(0) AND NOT( Reg Check Jump(3)</pre>
    Port ( Sel : in STD_LOGIC;
                                                                                       OR Reg Check Jump(2) OR Reg Check Jump(1)OR Reg Check Jump(0));
           D0 : in STD_LOGIC_VECTOR (2 downto 0);
                                                                  Reg Enable <= RegA;</pre>
           D1 : in STD_LOGIC_VECTOR (2 downto 0);
                                                                  Imm_Value <= Data;</pre>
           Y : out STD_LOGIC_VECTOR (2 downto 0));
                                                                  Address <= Data(2 downto 0);
end component;
                                                                  Mul <= Ins(2) and not(Ins(0)) and not(Ins(1));</pre>
signal Ins : STD LOGIC VECTOR (2 downto 0);
                                                                  end Behavioral;
signal RegA : STD_LOGIC_VECTOR (2 downto 0);
signal RegB : STD LOGIC VECTOR (2 downto 0);
signal Data : STD_LOGIC_VECTOR (3 downto 0);
signal Sel: STD LOGIC;
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Slow_Clk is
    Port ( Clk_in : in STD_LOGIC;
           Clk_out : out STD_LOGIC);
end Slow_Clk;
architecture Behavioral of Slow_Clk is
signal count : integer := 1;
signal clk_status : std_logic := '0';
begin
    process (Clk_in) begin
        if (rising_edge(Clk_in)) then
            count <= count + 1;</pre>
            if (count = 100000000) then
                clk_status <= not clk_status;</pre>
                Clk_out <= clk_status;</pre>
                count <= 1;
            end if;
        end if;
    end process;
end Behavioral;
```

```
Register_4bit_0 : Register_4bit

PORT MAP(
    D => "0000",
    En => Y(0),
    Clk => Clk,
    Reset => Reg_S,
    Q => R0
    );
```





LUT Count

+				
Site Type	Used	Fixed	Available	Util%
Slice LUTs* LUT as Logic	39 39	0	20800 20800	0.19
LUT as Memory	0	0	9600	0.00
Slice Registers Register as Flip Flop	49 49	0	41600 41600	0.12
Register as Latch F7 Muxes	0 0	0	41600 16300	0.00 0.00
F8 Muxes	0	0	8150	0.00