·WYUNDAI

HY53C256 Series

256K x 1-bit CMOS DRAM

DESCRIPTION

The HY53C256 is fast dynamic RAM organized 262,144 x 1-bit. The HY53C256 utilizes Hyundai's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins to the users. Multiplexed address inputs permit the HY53C256 to be packaged in a standard 300mil 16pin PDIP, 330mil 18pin PLCC.

The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipments. System oriented feature includes single power supply of 5V± 10% tolerence and direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES

· Low power dissipation Max. CMOS standbY 5.5mW (L-part) 11.0mW

Max. TTL standby 11.0mW (L-part) 16.5mW

Max. operating

Speed	Power
70	385mW
80	330mW
10	275mW

- Single power supply of 5V± 10%
- TTL compatible inputs and outputs


rast acce	ss time		
Speed	tRAC	tCAC	tPC
70	70ns	15ns	50ns
80	80ns	20ns	55ns
10	100ns	25ns	60ns


- Fast page mode operation
- Read-Modify-Write capability
- CAS-before-RAS, RAS-only, Hidden refresh
- · 256 refresh cycles / 4ms

PIN DESCRIPTION


RAS	Row Address Strobe		
CAS	Column Address Strobe		
WE	Write Enable		
A0-A8	Address Input		
D	Data Input		
Q.	Data Output		
Vcc	Power (+ 5V)		
Vss	Ground		

PIN CONNECTION





BLOCK DIAGRAM



This document is a general product description and is subject to change without notice. Hyundai electronics does not assume any responsibility for use of circuits described. No patent licences are implied. 1AA01-20-MAY94

ABSOLUTE MAXIMUM RATINGS

		RATING	UNIT
SYMBOL	PARAMETER	0 to 70	~ ~
TA	Ambient Temperature		
TSTG	Storage Temperature	-55 to 125	.c
	Voltage on Any Pin Relative to Vss	-1.0 to 7.0	V
VIN, VOUT		-1.0 to 7.0	V
Vcc	Voltage on Vcc Relative to Vss		
los	Short Circuit Output Current	50	mA
		1.0	W
Po	Power Dissipation	200.40	*C• sec
TSOLDER	Soldering Temperature• Time	260•10	

NOTE: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(TA= 0°C to			TYP.	MAX.	UNIT
SYMBOL	PARAMETER	MIN.			- 7/
Vcc	Supply Voltage	4.5	5.0	5.5	<u>, v</u>
		2.4	•	Vcc+ 1.0	V
ViH	Input High Voltage			0.8	V
VIL	Input Low Voltage	-1.0		0.0	

NOTE: All voltages are referenced to Vss.

DC CHARACTERISTICS

(TA= 0°C to 70°C, Vcc= 5V± 10%, Vss= 0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED/ POWER	MIN.	MAX.	UNIT	NOTE
lLı	Input Leakage Current (Any Input Pins)	Vss≤ Vin≤ Vcc, All other pins not under test= Vss		-10	10	μА	
ILO	Output Leakage Current (High Impedance State)	Vss≤ Vouт≤ Vcc, RAS & CAS at Viн		-10	10	μА	
ICC1	VCC Supply Current, Operating	tRC= tRC (min.)	70 80	-	70 60	mA	1,2,3
ICC2	Vcc Supply Current, TTL Standby	RAS & CAS at VIH, other inputs≥ Vss	100 L-part	-	50 3	mA	4
ICC3	Vcc Supply Current, RAS-only refresh	tRC= tRC (min.)	70 80 100	-	70 60	mA	1,3
ICC4	Vcc Supply Current, Fast Page mode	tPC= tPC (min.)	70 80 100	-	50 45 40	mA	1,2,3
ICC5	Vcc Supply Current, CMOS Standby	RAS & CAS ≤ VCC-0.2V	L-part	-	35 2	mA	
ICC6	Vcc Supply Current, CAS-before-RAS refresh	trc= trc (min.)	70 80 100	-	70 60	mA	1,3
VOL	Output Low Voltage	IOL= 4.2mA	100		0.4	v	
VOH	Output High Voltage	IOH= -5mA		2.4		V	

NOTE:

- 1. ICC1, ICC3, ICC4 and ICC6 depend on cycle rate.
- 2. ICC1 and ICC4 depend on output loading. Specified values are obtained with the output open.
- 3. It depends on user whether column address is changed or not at least once while RAS= VIL and CAS= VIH.
- 4. ICC2(max.)= 2mA and ICC5(max.)= 1mA are only applied to L-part only (HY53C256LS and HY53C256LF).

AC CHARACTERISTICS

(TA= 0°C to 70°C. VCC= 5V± 10%. VsS= 0V. unless otherwise noted.) NOTE: 1, 2, 3

IA	= 0 0 10 70		CC= 5V± 10%, VsS= 0V, unless otherwise noted.) NOTE : 1, 2, 3 HY53C256S/F/LS/LF -70 -80 -10					<u></u>	UNIT	NOTE	
	SYMBOL	PARAMETER	MIN.			MAX.		MAX.	OMIT	HOIL	
			130	MAA.	145		175	_	ns		
1	tRC	Random Read or Write Cycle Time	155		175		210		пs		
2	tRWC	Read-Modify-Write Cycle Time	50	-	55		60	-	ns		
3	tPC	Fast Page Mode Cycle Time	75		85		95		ns		
4	tPRWC	Fast Page Mode Read-Modify-Write Cycle Time						100	ns	4,9,10	
5	tRAC	Access Time from RAS	<u> </u>	70	<u> </u>	80	-	25	ns	4.9	
6	tCAC	Access Time from CAS	<u> </u>	15		20	<u> </u>	45	ns	4.10	
7	taa	Access Time from Column Address		35	ļ. <u> </u>	40		55	 -	4,10	
8	tCPA	Access Time from CAS Precharge	<u> </u>	45	<u> </u>	50	<u> </u>		ns	4	
9	tCLZ	CAS to Output Low Impedance	0		0		0		ns	5	
10	tOFF	Output Buffer Turn-off Delay	0	15	0	20	0		ns		
11	tT	Transition Time (Rise and Fall)	3	25	3	25	3	25	ns	3	
12	tRP	RAS Precharge Time	50		55	<u> </u>	65		ns		
13	tRAS	RAS Pulse Width	70	75K	80	75K	100		ns	↓	
14	tRASP	RAS Pulse Width (Fast Page Mode)	70	75K		75K	100		ns		
15	tRSH(W)	RAS Hold Time in Write Cycle	25	-	25		30		ns		
	tcsh	CAS Hold Time	70	-	80	<u> </u>	100		ns	<u> </u>	
16		CAS Pulse Width in Write Cycle	20	-	25	-	30		ns		
17	tcas(W)	RAS to CAS Delay	25	55	25	60	25	75	ns	9	
18	tRCD	RAS to Column Address Delay Time	20	35	20	40	20	55	ns	10	
19	tRAD	CAS to RAS Precharge Time	15	 -	15	-	15	;	ns		
20	tCRP		15	Η.	15	1 -	20	-	ns	l	
21	tcp	CAS Precharge Time	0	┿.	1 0	 -	 	, -	ns		
22		Pow Address Set-up Time	15		+		15	; -	ns		
23	tRAH	Row Address Hold Time	1 0		+		1) -	ns	1	
24	tasc	Column Address Set-up Time	15		_ _ _		20	,	ns	1	
25	tcah	Column Address Hold Time	55		60		+=:		ns	1	
26	tAR	Column Address Hold Time from RAS	35	_	40		_			 	
27	TRAL	Column Address to FAS Lead Time			+			5			
28	trcs	Read Command Set-up Time	0						ns	+	
29	tRCH	Read Command Hold Time Referenced to CAS	5						ns		
30) tarh	Read Command Hold Time Referenced to RAS	5	5							
3	1 twch	Write Command Hold Time	15		- 1		- 2	<u> </u>	- ns		
3		Write Command Hold Time from RAS	55		- 6			<u> </u>	- ns	-	
3		Write Command Pulse Width	15		- 1		- 2		- ns	-	
3		Write Command to RAS Lead Time	20)	- 2				- ns		
_		Write Command to CAS Lead Time	20	0	- 2				- ns		
3		Data-In Set-up Time		0		<u> </u>			- ns		
_	<u> </u>	Data-in Hold Time	1!	5	- 1	5			- ns		
<u> </u>	7 tDH	Data-In Hold Time Referenced to RAS	5	5	- 6	0	- 7	0	- ns	<u> </u>	
<u> </u>	8 tDHR	Refresh Period (256 cycles)	\top	-	4	-	4	-	4 m		
3	9 tref	Write Command Set-up Time	+-	0	\neg	0	-	0	- ns	8 8	

AC CHARACTERISTICS

(continued)

			HY53C256S/F/LS/LF							
#	# SYMBOL	PARAMETER	-70		-80		-10		UNIT	NOTE
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
41	tcwp	CAS to WE Delay Time	15	-	20	-	25	-	ns	8
42	tRWD	RAS to WE Delay Time	70	-	80		100	-	ns	8
43	tawd	Column Address to WE Delay Time	35	-	40	-	45	-	ns	8
44	tcsr	CAS Set-up Time (CBR Cycle)	10		10	-	10	-	ns	
45	tCHR	CAS Hold Time (CBR Cycle)	20	-	25	-	30	-	ns	
46	tRPC	RAS to CAS Precharge Time	0	-	0	-	0	-	ns	
47	t CPT	CAS Precharge Time (CBR Counter Test)	15	-	15	-	20	-	ns	
48	tRSH(R)	RAS Hold Time in Read Cycle	15	-	20	-	25	-	ns	
49	tCAS(R)	CAS Pulse Width in Read Cycle	15	75K	20	75K	25	75K	ns	
50	trrw	RAS Pulse Width (RMW)	95	-	110	-	135	-	ns	

NOTE:


- 1. An initial pause of 200µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 2. AC measurements assume tT= 5ns.
- 3. VIH(min.) and VIL(max.) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VIL.
- 4. Measured with a load equivalent to 2 TTL loads and 100pF.
- 5. toFF(max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 6. Either tRCH or tRRH must be satisfied for a read cycle.
- 7. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in Read-Modify-Write cycles.
- 8. twcs, tRWD, tcWD and tAWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥ twcs(min.), the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle. If tRWD≥ tRWD(min.), tcWD≥ tcWD(min) and tAWD tAWD(min.) the cycle is a Read-Modify-Write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminated.
- 9. Operation within the tRCD(max.) limit insures that tRAC(max.) can be met. tRCD(max.) is specified as a reference point only. If tRCD is greater than the specified tRCD(max.) limit, then access time is controlled by
- 10. Operation within the tRAD(max.) limit insures that tRAD(max.) can be met. tRAD(max.) is specified as a reference point only. If tRAD is greater than the specified tRAD(max.) limit, then access time is controlled by tAA.

CAPACITANCE


SYMBOL	VCC= 5V± 10%, VSS= 0V, f= 1MHz, unless otherwis PARAMETER	TYP.	MAX.	UNIT
CIN1	Input Capacitance (A0-A8, D)	•	6	ρF
CIN2	Input Capacitance (RAS, CAS, WE)	-	8	pF
COUT	Output Capacitance (Q)	-	8	ρF

TIMING DIAGRAM


READ CYCLE




EARLY WRITE CYCLE




READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE




FAST PAGE MODE READ-MODIFY-WRITE CYCLE



RAS-ONLY REFRESH CYCLE




CAS-BEFORE-RAS REFRESH CYCLE




NOTE : A0-8="H" or "L"


HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)




CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




PACKAGE INFORMATION

300 mil 16 pin Plastic Dual In Line Package (S)



330 mil 18 pin Plastic Leaded Chip Carrier (F)



ORDERING INFORMATION

PART NO	SPEED	POWER	PACKAGE
HY53C256S	70/80/10		PDIP
HY53C256LS	70/80/10	L-part	PDIP
HY53C256F	70/80/10		PLCC
HY53C256LF	70/80/10	L-part	PLCC