



# RS-232 INTERFACE (TTL LEVEL)






## PLA - 3 -

- C42


MOS\_6529

VCC


C43




### USER PORT CONNECTOR



#### "PARALLEL" PORT



# MOS 6529 REPLACEMENT CIRCUIT BY DANIËL MANTIONE



SPARES FOR LATER...





Licensed under CC BY-NC-SA 4.0 SukkoPera Sheet: /User Port/ File: userport.sch Title: LittleSixteen Size: A3 Date: 2023-02-14 KiCad E.D.A. kicad 5.1.12




THE CIRCUIT ON THIS PAGE WAS HEAVILY DERIVED FROM THE RESEED PROJECT: https://github.com/SukkoPera/ReSeed.

PLEASE REFER TO THE PROJECT PAGE FOR DETAILS AND FURTHER INFORMATION.






CLOCK GENERATION IS DONE DIFFERENTLY FROM RESEED, HERE WE USE A D-TYPE FLIP-FLOP IN A FREQUENCY DIVIDER CONFIGURATION. SINCE THE 74×74 IS TRIGGERED ON THE POSITIVE EDGE, WE NEED TO INVERT THE INPUT CLOCK IN ORDER TO HAVE THE OUTPUT SWITCH ON THE FALLING EDGE. THE FINAL RESULT IS THE SAME AS WITH THE CO4520 CIRCUIT WE USE ON RESEED AND WE SAVE ANOTHER FLIP-FLOP FOR OTHER PURPOSES. IT'S HARD TO PREDICT IN ADVANCE WHERE THE RESET SIGNAL SHOULD GO, SO WE KEEP OPEN TO ALL POSSIBILITIES. HINT: TO R SOUNDS BETTER.



ANALOG PADDLE/JOYSTICK PORT



D5-7 ARE EXPECTED TO READ AS HIGH BY SOME SOFTWARE, EVEN THOUGH THEIR VALUE IS ACTUALLY MEANINGLESS...

Licensed under CC BY-NC-SA 4.0

SukkoPera

Sheet: /SID!/
File: sid.sch

Title: LittleSixteen

Size: A3 Date: 2023-02-16 Rev: 4git

KiCad E.D.A. kicad 5.1.12 Id: 14/14