# DESIGN OF PLL-BASED CLOCK AND DATA RECOVERY CIRCUITS




Submitted By:

Sukruth S (h20201400236h)

## INTRODUCTION

In serial communication of digital data, clock recovery is the process of extracting timing information from a serial data stream to allow the receiving circuit to decode the transmitted symbols. Clock recovery from the data stream is expedited by modifying the transmitted data. Wherever a serial communication channel does not transmit the clock signal along with the data stream, the clock must be regenerated at the receiver, using the timing information from the data stream.

#### Block Diagram of PLL based CDR:




#### Phase detector:

The phase detector is the first component of the CDR. It takes the incoming bit stream and generated clock signal from the VCO as inputs and compares the phase difference between them. The output of the phase detector serves as the input of the second component, which is the charge pump. The phase detector converts the incoming phase difference into voltage. When the CDR is locked, the phase difference between the reference clock and feedback clock should remain a constant value. An ideal linear phase detector produces an output signal whose DC value is linearly proportional to the phase difference. There is also another type of phase detector called binary PD which produces an error signal whose value depends only on the sign of phase error.

We use a linear phase detector, which has wider frequency acquisition range and enables loop parameter calculation


### **Hogge PD:**



It consists of a positive edge triggered D flip-flop, a negative edge triggered D flip-flop and two XOR gates. Path UP produces proportional pulses in relation to phase difference while path DOWN produces half-clock-period-wide reference pulses. Under locked condition, UP and DOWN show pulses with equal width.

#### **Charge Pump:**

charge pump is the second stage of a CDR. A charge pump takes the output of the phase detector, a voltage signal, and transforms it into a current signal. Since the voltage-controlled oscillator needs a stable voltage signal to generate stable frequency signal, a large-valued capacitor is necessary.




Charge pump primarily transfers both the PFD digital outputs to a single current signal. It helps in maintaining a steady control signal for maintaining the VCO frequency. Charge pump accumulates the charge in the loop filter capacitor. For the reduction of the error signal to a very small value an improved charge pump is used which is shown below . The charge pump is operated by the signals UPB

and DN. These signals are generated by the PFD. When P1 gets ON, UPB goes high. Similarly when N1 is ON, DN becomes low.

#### **Low-pass Filter:**

The output of the phase detector typically has a lot of high-frequency noise. Therefore, the LPF is to eliminate the high-frequency noise. Moreover, we need a charge storage device to maintain a stable input voltage signal to the voltage-controlled oscillator.


We will consider a passive loop filter in this case because it offers greater noise and power rejection performance and it is simpler to implement. It consists of a resister in series with a capacitor and they are in parallel with another capacitor



## **Voltage-Controlled Oscillator:**

A voltage-controlled oscillator (VCO) is a device that can take in a control voltage and generate an output at a specific frequency. The output frequency ideally should be proportional to the input control voltage. There are two types of oscillators, ring oscillator and LC-tank oscillator. The ring oscillator is a digital circuit which has an odd number of inverters, with the last inverter output connected as the input to the first inverter. By utilizing the fact that the delay of each inverter depends on the amount of current it can sink in, the frequency of oscillation can be controlled.

#### **Current Starved VCO:**



This current starved VCO is designed using ring oscillator and its operation is also similar to that. From the schematic circuit shown in the Figure , it is observed that MOSFETs M2 and M3 operate as an inverter, while MOSFETs M1 and M4 operate as current sources. The current sources, M1 and M4, limit the current available to the inverter, M2 and M3; in other words, the inverter is starved for the current. The MOSFETs M5 and M6 drain currents are the same and are set by input control voltage. The currents in M5 and M6 are mirrored in each inverter/current source stage. The upper PMOS transistors are connected to the gate of M6 and source voltage is applied to the gates of all lower NMOS transistors

#### **VCO Design:**

To determine the design equations for use with the current-starved VCO, the total capacitance on the drains of M2 and M3 is given by

$$C_{tot} = C_{out} + C_{in}$$

$$C_{tot} = C_{ox}^{'}(W_{p}L_{p} + W_{n}L_{n}) + \frac{3}{2}C_{ox}^{'}(W_{p}L_{p} + W_{n}L_{n}) \dots (1)$$

This is simply the output and input capacitances of the inverter. The equation can be written in more useful form as

$$C_{tot} = \frac{5}{2} C'_{ox} (W_p L_p + W_n L_n)$$
 .....(2)

The time it takes to charge  $C_{ini}$  from zero to  $V_{sp}$  with the constant current  $I_{b}$  is given by

$$t_1 = C_{tot} \cdot \frac{V_{SP}}{I_{DA}} \tag{3}$$

While the time it takes to discharge  $C_{tot}$  from VDD to  $V_{SP}$  is given by

$$t_2 = C_{tot} \cdot \frac{VDD - V_{SP}}{I_{D1}}$$
 (4)

If  $I_{D4} = I_{D1} = I_D$  (which is labelled as  $I_{Dcenter}$  when  $V_{in VCO} = VDD/2$ ), then the sum of  $t_1$  and  $t_2$  is simply

$$t_1 + t_2 = C_{tot} \cdot \frac{VDD}{I_D}$$
(5)

The oscillation frequency of the current starved VCO for N (an odd number >= 5) of stages is

$$f_{osc} = \frac{1}{N(t_1 + t_2)} = \frac{1}{N \cdot C_{sot} \cdot VDD}$$
 (6)

The centre frequency (f centre) of the VCO when  $I_D = I_{Dcenter}$ . The VCO stops oscillating, neglecting sub-threshold currents, when  $V_{inVCO} < V_{THN}$ . Therefore,  $V_{min} = V_{THN}$  and  $f_{min} = 0$ .

The maximum VCO oscillation frequency,  $f_{\text{max}}$ , is determined by finding  $I_D$  when  $V_{\text{inVCO}} = \text{VDD}$ . At the maximum frequency,  $V_{\text{max}} = \text{VDD}$ .


#### **Matlab calculations for Jitter:**

NTF= Noise Transfer function


 $NTFIN(s) = \Phi OUT(s)/\Phi IN(s) = LG(s)/1 + LG(s)$  -Input jitter (5ps given)  $NTFVCO(s) = \Phi OUT(s)/\Phi VCO(s) = 1/1 + LG(s)$  - VCO noise -100DBc/Hz  $S\Phi OUT/\Phi IN = P\Phi IN \cdot |NTFIN(s)|2$ 

## $S\Phi OUT/\Phi VCO = P\Phi VCO \cdot |NTFVCO(s)|2$ $S\Phi OUTTOTAL = S\Phi OUT/\Phi IN + S\Phi OUT \Phi VCO$

## Peak Gain of Closed loop Transfer function:



## TF in Matlab:



#### Result:

```
parameters.m % systemparam.m % + 125 - 5 pn1_vco=2*10*-19*;

26
27 - NTF_in=H_CLTF;
28 - NTF_vco=1/1+H_LT;
29
30 - fcn1= @(w) ((wu^2*wz^2*wp^2 + wu^2*wp^2*(w.^2))./((w.^6) + (w.^4)*wp^2 + wu^2*wz^2*wp^2 + wu^2*wp^2*(w.^2)));
31 - fcn2= @(w) ((w.^6 + (w.^4)*wp^2)./((w.^6) + (w.^4)*wp^2 + wu^2*wz^2*wp^2 + wu^2*wp^2*(w.^2)));
32
33 - c

Command Window

2.226e30 s^4 + 9.992e38 s^3 + 8.79e45 s^2
8.057e13 s^6 + 7.087e22 s^5 + 1.781e31 s^4 + 9.992e38 s^3 + 8.79e45 s^2

Continuous-time transfer function.


pk_gain =
0.8748

jitter =


2.0953e-12
```

## **BLOCK LEVEL Circuits in Cadence:**


## **Hogge Phase Detector:**




## **D-Flip Flop:**




## **XOR** gate:




PFD Output Waveform:




## **Charge Pump:**




## **Charge Pump waveform:**




## **Loop Filter:**



## **Voltage Controlled Oscillator:**




## VCO output Waveform:




## **Results**

## Gain of VCO as a function of V control:


From the figure, Kv = 220Mhz/V




#### Phase noise Plot of VCO: -69Dbc/Hz@ 1Mhz Offset



## **Block Diagram of Overall System:**




## **Locking of the Loop:**




## **Digitally Controlled Oscillator:**


A DCO can be considered as a VCO that is synchronised to an external frequency reference. The reference in this case is the reset pulses. The counter acts as a frequency divider, counting pulses from a high frequency master clock (typically several MHz) and toggling the state of its output when the count reaches some predetermined value. The frequency of the counter's output can thus be defined by the number of pulses counted, and this generates a square wave at the required frequency. The leading edge of this square wave is used to derive a reset pulse to discharge the capacitor in the oscillator's ramp core. This ensures that the ramp waveform produced is of the same frequency as the counter output.




## DCO implemented using Current switched DAC:




## Output for input 00000000:



## Output for input 11111111:



## Phase noise Plot of DVCO: -49Dbc/Hz@ 1Mhz Offset:



**4-Tap FIR FILTER Verilog Simulation:** 

/FIR_tb/clock																	
/FIR_tb/Input 8'h04	+ +					8'hfe		8'h03		8'h05		8'hff		8'hfd		8'hfc	
/FIR_tb/fil_out —					16'h00a	4	16'h00a		16'hffeb		16'h006		16'h009		16'h000f		16'hffc0
/FIR_tb/uut/clock	$\vdash$	<del>                                     </del>	·														
/FIR_tb/uut/Input (8'h04	7 [					8'hfe		8'h03		8'h05		8'hff		8'hfd		8'hfc	
/FIR_tb/uut/fil_out					16'h00a	4	16'h00a		16'hffeb		16'h006	5	16'h009		16'h000f		16'hffc0
/FIR tb/uut/H0 (8'hff	+ +			_													
/FIR tb/uut/H1 (8'h1f																	
/FIR tb/uut/H2 (8'h05				-													
/FIR_tb/uut/H3 (8'h06				-													
/FIR tb/uut/mul op0 (16'hfff	c			-		16'h000	2	16'hfffd		16'hfffb		16'h000		16'h000	3	16'h0004	4
/FIR_tb/uut/mul_op1 16'h00				-		16'hffc2		16'h005		16'h009		16'hffe1		16'hffa3		16'hff84	
/FIR_tb/uut/mul_op2 16'h0014						16'hfff6		16'h000		16'h001		16'hfffb		16'hfff1		16'hffec	
/FIR tb/uut/mul_op3 (16'h0018						16'hfff4		16'h001		16'h001		16'hfffa		16'hffee		16'hffe8	
/FIR_tb/uut/add_op1	16'h002c					16'h000e	16'hffea	16/10003	16760021	16'h002b	1610037	16'0019	16'hfff5	16'hffeb	16'hffdf	16'hffda	16'hffd4
/FIR_tb/uut/add_op2		16'h00a8				16'hffee	16'hffd0	16'h006b	16710060	16'h009e	1610006	16'h000c	16'hfffa	16'hffbc	16'hff8e	16'hff6f	16'hff5e
/FIR_tb/uut/add_op3	1	10110000		5'h00a4		16'h00aa	16'hfff0	16'hffeb	16'h0068	161.0066	1610099	16710091	1610000	16'1000'	16'hffbf	16'hffc0	16'hff73
/FIR_tb/uut/Q1 ———	16'h0018			1		10.000	16'hfff4		16'h001		16'h001		16'hfffa	10	16'hffee	-	16'hffe8
	16 10018																
/FIR_tb/uut/Q2 —	1 1	16'h002d					16'h000		16'h000		16'h002		16'h001	-	16'hffeb		16'hffda
/FIR_tb/uut/Q3 ———	† †	<u> </u>	16	5'h00a8			16'hffee		16'h006l		16'h009		16'h000	-	16'hffbc		16'hff6f
/FIR_tb/uut/dff1/clock	$-\Box$																
/FIR_tb/uut/dff1/D 16'h00	18					16'hfff4		16'h001	2	16'h001	2	16'hfffa		16'hffee		16'hffe8	
/FIR_tb/uut/dff1/Q	16'h0018						16'hfff4		16'h001	2	16'h001		16'hfffa		16'hffee		16'hffe8
/FIR_tb/uut/dff2/clock				$\dashv$													
/FIR_tb/uut/dff2/D ———	16'h002c					16'h000e	16'hffea	16'h0003	16'h0021	16'h002b	16'h0037	16'h0019	16'hfff5	16'hffeb	16'hffdf	16'hffda	16'hffd4
/FIR_tb/uut/dff2/Q	+ +	16'h002					16'h000		16'h000	3	16'h002		16'h001	9	16'hffeb		16'hffda
/FIR_tb/uut/dff3/clock				$=$ $\bot$													

## **Conclusion**

The bandwidth of interconnects is becoming an increasingly important factor in modern computing systems and has led to a trend towards the use of serial interconnects. The integration of these interconnects into monolithic ICs provides benefits, especially in terms of system cost. The scaling of CMOS processes has enabled this integration, however the increasing variability associated with scaled processes means that robust design of integrated CDR circuits is becoming increasingly difficult.

Various CDR architectures were designed and implemented using Gpdk 45nm library. Various figures of merit used to characterize the performance of CDR circuits in both the frequency domain and the time domain were described.

#### **References:**

- MITOCW,6.976,lecture 21-clock and data recovery circuits
- DSP: Impulse Invariance vs. Bilinear Transform, D. Richard Brown
- Analog Devices, The Power Spectral Density of Phase Noise and Jitter: Theory, Data Analysis, and Experimental Results by Gil Engel

- Analog Devices, Converting Oscillator Phase Noise to Time Jitter by Walt Kester
- DESIGN OF A CLOCK AND DATA RECOVERY CIRCUIT IN 65 NM TECHNOLOGY BY YI REN, University of Illinois at Urbana-Champaign, 2016
- R. Best, "Phase Locked Loop", McGraw Hill Publishers.
- Design of High-Performance Microprocessor Circuits, Anantha Chandrakasan, MIT Press.
- B. Razavi, "Clock and Data Recovery Circuits," in Monolithic Phase-Locked Loops and Clock Recovery Circuits: Theory and Design, Wiley-IEEE Press
- Study of Recent Charge Pump Circuits in Phase Locked Loop. **Article** *in* International Journal of Modern Education and Computer Science · August 2016
- Analysis and Design of Current Starved Ring VCO, International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT) – 2016
- S. Palermo, CMOS Nanoelectronics Analog and RF VLSI Circuits, Chapter 9. New York City, N.Y.: McGraw-Hill, 2011.
- M. Assaad, Design and modelling of clock and data recovery integrated circuit in 130 nm cmos technology for 10 gb/s serial data communications," Ph.D. dissertation, Univ. of Glasgow, Glasgow, 2009. [Online]. Available: theses.gla.ac.uk/707/1/2009assaadphd.pdf
- V. Kratyuk et al., A design procedure for all-digital phase-locked loops based on a charge-pump phase-locked-loop analogy," IEEE Transactions on Circuits and Systems-II, vol. 54, no. 3, pp. 247{251, 2007.
- B. Razavi, Monolithic Phase-Locked Loops and Clock Recovery Circuits, Chapter 1. Piscataway, N.J.: IEEE Press, 1996