

1.) Designing a multi processor pipelined system involves various parameters that can impact its performance. There are some parameters that can result in good performance :->

a) Clock Frequency :->

The clock frequency determines how many clock cycles per second the system can execute. A higher clock frequency can lead to higher performance, but it also increases power consumption.

b) Number of pipeline stages :->

The number of pipeline stages determines the number of instructions that can be executed in parallel. A higher number of pipeline stages can increase performance, but it also increases the system's complexity and power consumption.

c) Instruction set Architecture :->

It determines the number and types of instructions that can be executed. A well-designed ISA can simplify the pipeline implementation and improve performance.

d) Cache Organization :->

It determines the size and structure of the memory hierarchy. A larger cache can reduce the number of memory access and improve performance, but it also increases the complexity.

e) Thread level parallelism :->

The thread level parallelism determines the amount of parallelism that can be achieved between multiple threads. A high thread level parallelism can improve performance, but it also requires more complex design.

f) Load Balancing :->

It refers to the ability of the system to evenly distribute tasks across processors.

g) Fault tolerance! →

It refers to the ability of system to continue functioning in the event of a hardware or software failure.

n) Data dependency handling! →

Data dependency handling determines how the system handles data dependencies between instructions. A well designed data dependency handling mechanism can reduce pipeline states and improves performance.

Overall, designing a pipelined multi processor system involves balancing multiple parameters to achieve good performance. The above key parameters can impact the systems performance and complexity.

2)

	1	2	3	4	5	6	7	8
S_1	X					X		X
S_2		X		X				
S_3			X		X		X	

evaluation time = 8

Forbidden latency for $S_1 = \{5, 2, 7\}$

forbidden latency for $S_2 = \{2\}$

forbidden latency for $S_3 = \{2, 4\}$

∴ Forbidden latency = $\{2, 4, 5, 7\}$

permissible latency = $\{1, 3, 6, 8^+\}$

∴ Initial collision vector (ICV) = $\overset{c_7}{1} \overset{c_6}{0} \overset{c_5}{1} \overset{c_4}{1} \overset{c_3}{0} \overset{c_2}{1} \overset{c_1}{0}$

Now, Sor latency '1'

$$\begin{array}{r} \text{(ICV)} \quad 0101101 \\ 1011010 \\ \hline 1111111 \end{array}$$

Sor latency '3'

$$\begin{array}{r} 0001011 \\ \text{(ICV)} \quad 1011010 \\ \hline 1011011 \end{array}$$

Sor latency '6'

$$\begin{array}{r} 0000001 \\ \text{(ICV)} \quad 0011010 \\ \hline 1011011 \end{array}$$

Sor latency '8'

$$\begin{array}{r} 0000000 \\ 1011010 \\ \hline 1011010 \end{array}$$

Now, present state $\rightarrow 1011011$

Sor p.s permissible latency - $\{3, 6, 8^+\}$

ICV $\rightarrow 1011010$


$$\begin{array}{r} \text{(latency 3)} \quad 1011010 \\ 0001011 \\ \hline 1011011 \end{array}$$

$$\begin{array}{r} \text{(latency 6)} \quad 1011010 \\ 0000001 \\ \hline 1011011 \end{array}$$

$$\begin{array}{r} \text{latency 8} \\ 1011010 \\ 0000000 \\ \hline 1011010 \end{array}$$

Now, P.S $\rightarrow 1111111$ Sor that permissible latency 8^+ which return to ICV.

State diagram



simple cycle

Avg latency

3

3

6

6

8

8

(1,8)

4.5

(3,8)

5.5

(6,8)


7

greedy cycle (3), (1,8) 4)

MAL (Maximum Average latency) is 3.

3) A multi-core computer architecture is a type of computer architecture with two or more processors connected to a single chip for faster simultaneous processing of several tasks, reduced power consumption, and for greater performance. Generally, each core is capable of executing instructions independently allowing for parallel execution of multiple tasks or thread.

Simplified structure of multi-core computer Architecture



It enables the communication between all available cores and they decide all processing duties properly. The processed data from each core's transmitted back to computer main board via single common gateway once all of processing operations have been finished. This method beat a single-core cpu in terms of total performance.

Multicore computer architecture achieves parallelism by dividing tasks into multiple smaller tasks that can be executed simultaneously on different cores.

For example: A program may be split into multiple threads that can be executed in parallel on different cores. This allows for faster execution of the program, as each thread can be executed independently and does not have to wait for other thread to finish. The use of multicore also helps to avoid processor bottleneck.

An infinite loop is a programming construct where a section of code continually executes without even exiting. This can occur unintentionally in code due to logical errors, such as an incorrect statement, or as a deliberate design choice such as in a server that needs to continuously listen for incoming.

To handle this we can use try-catch-block to catch the exception & take appropriate action.

```
try { while(true) {  
    // some code performed repeatedly  
}  
} catch (Exception e) {  
    // handle the exception  
}
```


In this example, the while loop is an infinite loop that continues to execute until exception thrown. The try block contains the code that might throw an exception, and the catch block contains the code that handles the exception if it is thrown.

If error is inside the try block the loop will be interrupted and control will be passed to catch block. Catch block then takes the necessary actions.

By try-catch block, we can reduce processor consumption by interrupting the loop when an exception is thrown rather than allowing it to continue indefinitely. This can help to prevent system crashes and improve overall performance.

4) Using Amdahl's law

$$\text{The overall speedup (N)} = \frac{1}{(1 - \text{fraction enhanced}) + \frac{\text{fraction enhanced}}{\text{speedup enhanced}}}$$

$$\begin{aligned}\text{fraction enhanced} &= 40\% \\ &= 0.40\end{aligned}$$

$$\text{speedup enhanced} = 20$$

$$\begin{aligned}\therefore \text{overall speedup (N)} &= \frac{1}{(1 - 0.40) + \frac{0.40}{20}} \\ &= \frac{1}{0.60 + 0.02} \\ &= \frac{1}{0.62} \\ &= 1.612\end{aligned}$$

\therefore The overall speedup gained by incorporating the enhancement is 1.612. (Ans)