

Lab 1 Report

Wave - Default

Signal	Width	Value
/tb_tpu_mv_elem...	0	0
/tb_tpu_mv_elem...	0	0
/tb_tpu_mv_elem...	32'd3	0
/tb_tpu_mv_elem...	32'd0	10
/tb_tpu_mv_elem...	32'd0	1
/tb_tpu_mv_elem...	32'd25	0
/tb_tpu_mv_elem...	32'd33	0
/tb_tpu_mv_elem...	32'd3	-2

[Part 3.e] Again, in your lab report, include a labeled screenshot of the waveform showing the dataflow mux implementation working.




Figure 2: Dataflow mux waveform

[Part 4] Include a waveform screenshot and corresponding description demonstrating it is working correctly.





Figure 3: When compared with the expected outcomes in the testbench, it is clear the component is working properly

[Part 5.b] Include a waveform screenshot and description in your lab report.




Figure 4: The one's complement working for $N = 32$

[Part 6.a] A full adder takes three single-bit inputs and produces two single-bit outputs – a sum and carry for the addition of the three input bits. Draw the truth table, Boolean equation, and Boolean circuit equivalent (using only two-input gates) that implements a 1-bit full adder. Include this in your report.



[Part 6.c] Then draw a schematic of the intended design, including inputs and outputs and at least the 0, 1, N-2, and N-1 stages. Include this in your report.



[Part 6.d] Include an annotated waveform screenshot in your write-up.





Figure 5: When compared with the test cases in `tb_adder_N.vhd`, all inputs and outputs match

[Part 7.a] Draw a schematic (don't use a schematic capture tool) showing how an N-bit adder/subtractor with control can be implemented using only the three main components designed in earlier parts of this lab (i.e., the N-bit inverter, N-bit 2:1 mux, and N-bit adder). How is the 'nAdd_Sub' bit used? Include this in your report.



[Part 7.c] Provide multiple waveform screenshots in your write-up to confirm that this component is working correctly. What test-cases did you include and why?




Figure 6: 8 test cases working correctly. Details of test cases are available in the testbench. Chose tests with basic functionality as well as cases with edge cases.