

2: 4 decoder



Brought to you by DOULOS

Doulos does not endorse training material from other suppliers on EDA Playground.

▼ Languages & Libraries

Testbench + Design

SystemVerilog/Verilog

UVM / OVM

None

Other Libraries

None
OVL
SVUnit

- ☐ Enable TL-Verilog
- ☐ Enable Easier UVM
- ☐ Enable VUnit

▼ Tools & Simulators

Icarus Verilog 12.0

Compile Options

-Wall -g2012

Run Options

Run Options

- ☐ Use run.bash shell script
- ☒ Open EPWave after run
- ☐ Show output file after run
- ☐ Download files after run

▼ Examples

using EDA Playground

VHDL

Verilog/SystemVerilog

UVM

EasierUVM

SVAUnit

SVUnit

VUnit (Verilog/SV)

VUnit (VHDL)

TL-Verilog

e + Verilog

Python + Verilog

Python Only

C++/SystemC

214

testbench.sv

```
2
3  reg a, b;
4  wire c, d, e, f;
5
6  decoder2x4 uut (
7      .a(a),
8      .b(b),
9      .c(c),
10     .d(d),
11     .e(e),
12     .f(f)
13 );
14
15 initial begin
16
17     $dumpfile("decoder2x4_tb.vcd");
18     $dumpvars(0,
19         decoder2x4_tb);
20
21     a = 0; b = 0; #10;
22     a = 0; b = 1; #10;
23     a = 1; b = 0; #10;
24     a = 1; b = 1; #10;
25
26     $finish;
27 end
28 endmodule
```

design.sv

```
1 module decoder2x4 (
2     input a, b,
3     output c, d, e, f
4 );
5
6 assign c = (~a) & (~b);
7 assign d = (~a) & (b);
8 assign e = (a) & (~b);
9 assign f = (a) & (b);
10
11 endmodule
```

8:07 N    •

 Vo1 LTE2    



🔍 edaplayground.com



3



EDA playground



EPWave



From:

0s

To:


40s

Get Signals

Radix ▾



100%



Note: To revert to EPWave opening in a new browser window, set that option on your profile page.

4 bit synchronous up counter

8:16



edaplayground.com



3

Brought to you by **DOULOS**

Doulos does not endorse training material from other suppliers on EDA Playground.

Languages & Libraries

Testbench + Design

SystemVerilog/Verilog

UVM / OVM

None

Other Libraries

None
OVL
SVUnit

- ☐ Enable TL-Verilog
- ☐ Enable Easier UVM
- ☐ Enable VUnit

Tools & Simulators

Icarus Verilog 12.0

Compile Options

-Wall -g2012

Run Options

Run Options

- ☐ Use run.bash shell script
- ☒ Open EPWave after run
- ☐ Show output file after run
- ☐ Download files after run

Examples

using EDA Playground

VHDL

Verilog/SystemVerilog

UVM

EasierUVM

SVAUnit

SVUnit

VUnit (Verilog/SV)

VUnit (VHDL)

TL-Verilog

e + Verilog

Python + Verilog

Python Only

C++/SystemC

214

testbench.sv

```
1 reg clk;
2 reg reset;
3 wire [3:0] q;
4
5 sync_upcount uut (
6     .clk(clk),
7     .reset(reset),
8     .q(q)
9 );
10
11 initial begin
12     clk = 0;
13     forever #5 clk =
14         ~clk;
15 end
16
17 initial begin
18     $dumpfile("sync_upcount_tb
19     .vcd");
20     $dumpvars(0,
21     sync_upcount_tb);
22     reset = 1; #10;
23     reset = 0; #100;
24
25     reset = 1; #10;
26     reset = 0; #50;
27
28     $finish;
29 end
30 endmodule
```

design.sv

```
1 module sync_upcount (
2     input clk,
3     input reset,
4     output reg [3:0] q
5 );
6
7 always @(posedge clk or
8     posedge reset) begin
9     if (reset)
10         q <= 4'b0000;
11     else
12         q <= q + 1;
13 end
14 endmodule
```

Log

Share

8:16



edaplayground.com



3



EPWave



From:

0s

To:

170s

Instructions:



Click on an edge to display a cursor. CTRL-click on another edge to display a second cursor.


Note: To revert to EPWave opening in a new browser window, set that option on your profile page.

Get Signals

Radix ▾



100%



Note: To revert to EPWave opening in a new browser window, set that option on your profile page.

4:1 mux behavioural

8:30



edaplayground.com



3

Brought to you by **DOULOS**

Doulos does not endorse training material from other suppliers on EDA Playground.

Languages & Libraries

Testbench + Design

SystemVerilog/Verilog

UVM / OVM

None

Other Libraries

None

OVL

SVUnit

- ☐ Enable TL-Verilog
- ☐ Enable Easier UVM
- ☐ Enable VUnit

Tools & Simulators

Icarus Verilog 12.0

Compile Options

-Wall -g2012

Run Options

Run Options

- ☐ Use run.bash shell script
- ☒ Open EPWave after run
- ☐ Show output file after run
- ☐ Download files after run

Examples

using EDA Playground
VHDL

Verilog/SystemVerilog

UVM

EasierUVM

SVAUnit

SVUnit

VUnit (Verilog/SV)

VUnit (VHDL)

TL-Verilog

e + Verilog

Python + Verilog

Python Only

C++/SystemC

testbench.sv

```
3 reg a, b, c, d;
4 reg [1:0] sel;
5 wire y;
6 mux4to1 uut (
7     .sel(sel),
8     .a(a),
9     .b(b),
10    .c(c),
11    .d(d),
12    .y(y)
13);
14
15 initial begin
16
17    $dumpfile("mux4to1_tb.vcd"
18);
19    $dumpvars(0,
20    mux4to1_tb);
21    a = 0; b = 1; c =
22    0; d = 1;
23
24    sel = 2'b00; #10;
25    sel = 2'b01; #10;
26    sel = 2'b10; #10;
27    sel = 2'b11; #10;
28
29    a = 1; b = 0; c =
30    1; d = 0;
31
32    sel = 2'b00; #10;
33    sel = 2'b01; #10;
34    sel = 2'b10; #10;
35    sel = 2'b11; #10;
36
37    $finish;
38 end
39 endmodule
```

design.sv

```
1 module mux4to1 (
2     input [1:0] sel,
3     input a, b, c, d,
4     output reg y
5 );
6
7 always @(*) begin
8     case (sel)
9         2'b00: y = a;
10        2'b01: y = b;
11        2'b10: y = c;
12        2'b11: y = d;
13        default: y = 0;
14    endcase
15 end
16
17 endmodule
```


8:29 N

Vo1 LTE2



edaplayground.com



3



EDA playground



EPWave



From:

0s

To:

80s

Instructions:



Click on an edge to display a cursor. CTRL-click on another edge to display a second cursor.

Note: To revert to EPWave opening in a new browser window, set that option on your profile page.

Get Signals


Radix



100%



0s



Note: To revert to EPWave opening in a new browser window, set that option on your profile page.

