


Dff




The screenshot shows the ModelSim interface with the source code for a DFF circuit. The code is displayed in the "C:\IntelFPGA\10.1\diff.v - Default" window. The code is as follows:

```
1 module dff_1(  
2   input clk,  
3   input reset,  
4   input d,  
5   output reg q  
6 );  
7 always @(posedge clk) begin  
8   if (reset)  
9     q <= 0;  
10  else  
11    q <= d;  
12  end  
13 endmodule
```

The bottom status bar shows the time as 09:04 on 04-12-2025.

8 bit alu



ModelSim - INTEL FPGA STARTER EDITION 10.5b

File Edit View Compile Simulate Add Source Tools Layout Bookmarks Window Help

ColumnLayout [AllColumns]



C:\intelFPGA\18.1\barrelshift.v - Default

```
Ln#
1 module barrel_shifter_4bit(
2   input [3:0] data,
3   input [1:0] shift,
4   input [1:0] mode,
5   output [3:0] out
6 );
7
8 assign out =
9   (mode == 2'b00) ? (data << shift) :
10  (mode == 2'b01) ? (data >> shift) :
11  (mode == 2'b10) ? ((data << shift) | (data >> (4-shift))) :
12  (mode == 2'b11) ? ((data >> shift) | (data << (4-shift))) :
13  4'b0000;
14
15 endmodule
16
17
```

Transcript Wave barrelshift.v diff.v Objects Processes Library Project am

25°C Mostly cloudy

Traffic light fsm



Verilog sequence detector

