


2: 4 decoder



8:07 N 📸 💬 🔍


VoIP LTE2 ⌂ ⌂ ⌂ ⌂ ⌂



edaplayground.com



(3)



Note: To revert to EPWave opening in a new browser window, set that option on your profile page.

4 bit synchronous up counter



Brought to you by

Doulos does not endorse training material from other suppliers on EDA Playground.

## Languages &amp; Libraries

## Testbench + Design

SystemVerilog/Verilog

## UVM / OVM

None

## Other Libraries

None

OVL

SVUnit

SVAUnit

 Enable TL-Verilog Enable Easier UVM Enable VUnit

## Tools &amp; Simulators

Icarus Verilog 12.0

## Compile Options

-Wall -g2012

## Run Options

Run Options

 Use run.bash shell script Open EPWave after run Show output file after run Download files after run

## Examples

using EDA Playground

VHDL

Verilog/SystemVerilog

UVM

EasierUVM

SVAUnit

SVUnit

VUnit (Verilog/SV)

VUnit (VHDL)

TL-Verilog

e + Verilog


Python + Verilog

Python Only


C++/SystemC

```
1 reg clk;
2 reg reset;
3 wire [3:0] q;
4
5 sync_upcount uut (
6     .clk(clk),
7     .reset(reset),
8     .q(q)
9 );
10
11 initial begin
12     clk = 0;
13     forever #5 clk =
14         ~clk;
15 end
16
17 initial begin
18     $dumpfile("sync_upcount_tb
19     .vcd");
20     $dumpvars(0,
21     sync_upcount_tb);
22     reset = 1; #10;
23     reset = 0; #100;
24
25     reset = 1; #10;
26     reset = 0; #50;
27
28     $finish;
29 end
30 endmodule
```

```
1 module sync_upcount (
2     input clk,
3     input reset,
4     output reg [3:0] q
5 );
6
7 always @ (posedge clk or
8 posedge reset) begin
9     if (reset)
10         q <= 4'b0000;
11     else
12         q <= q + 1;
13 end
14 endmodule
```



4:1 mux behavioural



8:29 N 📸 ⚡ •


Vo! LTE2 ⌂ ⌂ ⌂ ⌂ ⌂



edaplayground.com



(3)



Note: To revert to EPWave opening in a new browser window, set that option on your profile page.

