ECE451 Lab 2: 3-bit ALU in Verilog

Digital System Design

Sumant Sakhalkar

Verilog Code:

```
module threealu
1
 2
              input [2:0]
                                   A,B,
 3
              input [1:0]
                                   Sel,
 4
              output[3:0]
                                   Out,
 5
              output reg[3:0]
                                  result,
 6
              output reg[13:0]
 7
              );
 8
9
          wire[3:0] tmp;
10
          assign Out = result;
11
12
13
14
          always
15
         begin
    16
    case (Sel)
                 2'b00: result = A+B;
17
18
                  2'b01: result = A-B;
19
                  2'bl0: result = A^B;
20
                  2'bl1: result = A<<1;
21
22
               endcase
23
24
25
    // Purpose: Creates a case statement for all possible input binary numbers.
26

    // Drives r_Hex_Encoding appropriately for each input combination.

27
28
              case (result[3:0])
29
                      4'b00000:
                                                              //Hexadecimal 0
30
                      z = 14'b10000001000000;
31
32
                      4'b0001:
                                                              //Hexadecimal 1
33
                      z = 14'b10000001111001 ;
34
                      4'b0010 :
35
                                                              //Hexadecimal 2
36
                      z = 14'b10000000100100 ;
37
38
                      4'b0011 :
                                                              //Hexadecimal 3
39
                      z = 14'b10000000110000 ;
40
41
                      4'b0100 :
                                                              //Hexadecimal 4
42
                      z = 14'b10000000011001;
43
44
                      4'b0101 :
                                                             //Hexadecimal 5
                      z = 14'b10000000010010 ;
45
46
47
                      4'b0110 :
                                                              //Hexadecimal 6
                      z = 14'b1000000000000000000000;
48
49
                      4'b0111 :
50
                                                              //Hexadecimal 7
                      z = 14'b10000001111000;
51
52
53
                      4'b1000 :
                                                              //Hexadecimal 8
                      z = 14'b10000000000000;
54
55
56
                      4'b1001 :
                                                             //Hexadecimal 9
                      z = 14'b10000000010000;
```

