Inverter switching characteristics: Switching wave forms -

Switching from low to high (at 1/p) so, we get high to low. - At torker some. Not Limex to fall from vas Vad to o'. This is knoon as Fall time. Switching from high to lowe get 10 w to high

(at 1/P) some get 10 w to high It tooke some timex to lise from o'b'y - for op. This is known as Rise time. Reason behind delay in wave torms: - Due to (why is not behaving idealy) Parasitic clements (ie parasitic Capacitance, para si Echesis tances). ≈ Capacitances are Gate & Junction At IP: Gate capitance 1 Pmoss Vin 6 Wast At 0/pi- junction Capacitance of the draintains "Drain - body Capacitance" for both

Logic Chain!-

Movethan 1 olp. Connected to gate. Then 3t is Known as "Fanoutt" Course GL=3Gn Load observed by the invater. :. (Cout = GOB + GL) Junction Capacitance.

\$

Note: If we increase the famout then a increases (1); then then delay become high (+). Because, oue to parasitée Capacitances, there is a delay (&ise time, Fall Lame). So, always therewill be limitation for the no. of Fanouts Connected to gate. Couf CFET L Fall time Calculation; Based on fall time, we can say, how tast the invater is; 4 St Fall time is less then the MOSFET is sesponding quickly. So, we can increase the operating speed

of the device.



