

Exp No: 4.


4-bit Down Counter

Name: B. Sumanth	Date: 15/07/21
Roll No: CBEN04HCE18211	Marks: out of 15

Aim:- Design and implementation of 4-bit down counter

in VHDL using behavioural modelling.

Circuit Diagram:



Truth table:-

CLK	RST	(3)	(2)	(1)	(0)
1	1	1	1	1	1
↑	0	1	1	1	0
↑	0	1	1	0	1
↑	0	1	1	0	0
↑	0	1	0	1	1
↑	0	1	0	1	0
↑	0	1	0	0	1
↑	0	1	0	0	0
↑	0	0	1	1	1
↑	0	0	1	1	0

CLK	rst	(3)	(2)	(1)	(0)
↑	0	0	1	0	1
↑	0	0	1	0	0
↑	0	0	0	1	1
↑	0	0	0	1	0
↑	0	0	0	0	1
↑	0	0	0	0	0

Code:

```

library ieee;

use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;

entity down-count is
    port (clk, rst : in std_logic;
          count : out std_logic (3 down to 0));
end down-count

architecture down-count_a of down-count is
    signal temp : std_logic_vector (3 down to 0);
begin
    process (clk, rst)
    begin
        if (rst = '1') then

```

temp < "1111";

!! elsif (rising_edge (CLK)) then


temp <= temp-1;

end if

end process;

Count <= temp;

end down_count_a;



Inference:

VHDL code for 4-bit down counter is implemented using modelsim and the outputs was verified.

* * * END * *