

```
Code!
   library leee,
   use jece. std-logic-1164.all.
   entity SR-flipflop is
   Port ( c/x: instd-logic,
               Si insta-logic,
               8 ! instd-logic;
               Q: autistd-logic
               abay: out std-logic
   end sR-Hipflop;
   architecture sR-flipflop. flow of SR-flipflop,
   begin
       Process (c/K, s, x)
           begin
           if clk=1 and clk event) then
               if (s='o') and (v='1')1 then
                  Q = 51,
                  Pout 81
              elsif (S='1') and (x='0')) then
                  Q(=5)
                  about VI
```

elsif ((5= '1') and (r='1')) the

QK='Z',

Qbyk='Z',

end if,


end if,

end if,

end process

end SR-flipflop-flow;

## **OUTPUT**



Inputs are in the order of

- (I)  $S_{,R} = (0,0)$
- (II)  $S_{,R} = (0,1)$
- (III)  $S_{R} = (1,0)$
- (IV) S,R = (1,1)

Inference!

WHOL code for TKSR Flip Flop way written and compiled, outputs corresponding to truthtabler was observed and equal And the graphs are revisited.

\* \* XEND \* \*\*

390 -612 8100 3 8