
EXPNO: 6

Dynamic Simulation of CMOS civalits in winspice

Name & Sumanth	Date!	17/07/21	
ROLLNO: (BIENIUYÉCE 1821)	Marks	out of 15	-

Aim

To Simulate and analyse transient analysis for 2 input NOR gate and to plot both the input and output for all possible Combinations.



Truth Lable:

A	B	F
9	0	1
0	1	0
	0	0
1	(0

Codes

* cmos transient charac

Vdd 10 dc 5

Vin 1 2 0 dc 0 pwl (505,0) (1500,0) (1500,0)

(2500,0) (25.00/ns,5) (3500,5) (35.00/ns,5)

(4505,5) (45:001 ns,0) (55ns,0)

Vin 2 3 0 dc 0 post (5n5,0) (15n5,0) (15.00l n5,5)

(2505,5) (25.001 ns,0) (35ns,0), (35.001 ns,5), (45ns,5)

(45.00lns,0) (55ns,0)

Volum 5 6 dc 0

Mp1 1241 MODP W=40 1=10

MP2 43 5 1 MOOP W=40 1=10

Mn1 62 0 0 MODO W=40 1=10

MN2 63 00 MOON W= 40 1=10

C 5 0 900 FF


. Lyan ins looms

· Plot tran V(2)


, plot tran v(3)

· plot tran V(5)


INPUT1



INPUT2



OUTPUT



Infer

Calculations

Fall Lime

Voltage varge (0-5)

(6% of 5 = 0.5

904. 95 = 4.5

4.5 volts is occurred at 15.4ns

.. Fall time = 18.8 ns-15.4 ns

= 34ns

Inference,

cmos norgate is implemented, dise time and fall time are 13 ns and 3.4 ns and transient analysis is done

Risc time

voltage range (0-5)

loy. of 5 = 0.5

90% of 5=4.5

0.5 volls is occurred at 46.50s

4.5 volts is occurredat 59.5 ps

1. Rise Eime = 59.505- 46.50

= 13ns