

ExpNo: 6

# Dynamic Simulation of CMOS circuits in voltspice

Name: S Sumanth

Date: 17/07/21


RollNo: CBEN04ECE18211

Marks out of 15

Aim:→

To simulate and analyse transient analysis for 2 input NOR gate and to plot both the input and output for all possible combinations.

Circuit diagram:→



Truth table:-

A	B	F
0	0	1
0	1	0
1	0	0
1	1	0

Code: →

\* cmos transient charac

Vdd 1 0 dc 5

Vin 1 2 0 dc 0 pwl (5ns, 0) (15ns, 0) (15.001ns, 0)

(25ns, 0) (25.001ns, 5) (35ns, 5) (35.001ns, 5)

(45ns, 5) (45.001ns, 0) (55ns, 0)

Vin 2 3 0 dc 0 pwl (5ns, 0) (15ns, 0) (15.001ns, 5)

(25ns, 5) (25.001ns, 0) (35ns, 0) (35.001ns, 5) (45ns, 5)

(45.001ns, 0) (55ns, 0)

Vdum 5 6 dc 0

Mp1 1 2 4 1 Modp W=4u I=1u

Mp2 4 3 5 1 Modp W=4u I=1u

Mn1 6 2 0 0 Modn W=4u I=1u

Mn2 6 3 0 0 Modn W=4u I=1u

C 5 0 900fF


.tran 1ns 100ns

.plot tran V(2)


.plot tran V(3)

.plot tran V(5)

## INPUT1




## INPUT2



# OUTPUT

File Edit



~~Is~~

Calculation:→

Fall time

Voltage range (0-5)

$$10\% \text{ of } 5 = 0.5$$

$$90\% \text{ of } 5 = 4.5$$

0.5 volts is occurred at 15.4 ns

4.5 volts is occurred at 18.8 ns

$$\therefore \text{Fall time} = 18.8 \text{ ns} - 15.4 \text{ ns} \\ = \underline{\underline{3.4 \text{ ns}}}$$

Inference:

CMOS norgate is implemented, rise time and fall time are 13 ns and 3.4 ns and transient analysis is done

Rise time

voltage range (0-5)

$$10\% \text{ of } 5 = 0.5$$

$$90\% \text{ of } 5 = 4.5$$

0.5 volts is occurred at 46.5 ns

4.5 volts is occurred at 59.5 ns

$$\therefore \text{Rise time} = 59.5 \text{ ns} - 46.5 \text{ ns} \\ = \underline{\underline{13 \text{ ns}}}$$