


Exp No: 3

SR Flip Flop


Name: B Sumanth	Date: 14/07/2022
Roll Number: CB.EN.04 ECE18211	Marks out of 15

Aim: To implement SR Flip Flop by using VHDL Code

Circuit Diagram



Block diagram



Truth table:

CLK	S	R	Q	Q _{bar}
↑	0	0	0	1
↑	0	1	0	1
↑	1	0	1	0
↑	1	1	-	-

Code:-

```
library ieee;  
use ieee.std-logic-1164.all;  
entity SR-flipflop is  
    Port (    clk: in std-logic;  
            S : in std-logic,  
            R : in std-logic;  
            Q : out std-logic  
            Qbar : out std-logic  
    end SR-flipflop;  
architecture SR-flipflop_flow of SR-flipflop is  
    begin  
        process (clk, S, R)  
            begin  
                if clk = '1' and clk' event then  
                    if (S = '0' and (R = '1')) then  
                        Q = S;  
                        Qbar = R;  
                    elsif (S = '1' and (R = '0')) then  
                        Q = S;  
                        Qbar = R';  
                    end if;  
                end if;  
            end  
        end process  
    end  
end SR-flipflop_flow;
```

elsif (s = '1') and (r = '1')) then

qk = '2';

qbv <= '2';


end if;

end if;

end process

end SR_Flipflop_1bw;

OUTPUT



Inputs are in the order of

- (I) S,R =(0,0)
- (II) S,R =(0,1)
- (III) S,R =(1,0)
- (IV) S,R =(1,1)

Inference:

VHDL code for ~~SR~~ SR Flip Flop was written and compiled. outputs corresponding to truth table was observed and equal. And the graphs are verified.

* * * END * * *