

ExpNo:- 01

Design and Simulation of Combinational Circuit behavioural

NAME: Balabhadhuni Sumanth

DATE: 12/07/21


Roll NO: CB.EN.U4 ECE 18211

MARKS: out of 15

Aim:-

To understand the modelsim software and write the basic programs using different modellings.

Block/circuit Diagram:-



Truth Table: ~~for (D, C, B, A) and (S₂, S₁)~~

selection Lines		Data points				output
S ₂	S ₁	D	C	B	A	F
0	0	x	x	x	A	A
0	1	x	x	B	x	B
1	0	x	C	x	x	C
1	1	D	x	x	x	D

CODE:-

Library ieee;

use ieee std-logic-1164.all;

Entity mux is

Port (
 S1: in std-logic;
 S2: in std-logic;
 a: in std-logic;
 b: in std-logic;
 c: in std-logic;
 d: in std-logic;
 F: out std-logic

);

end mux;

architecture OR-arch of mux is

begin
 process (S1, S2, a, b, c, d)

 begin

 -- Compare to truth table

 if ((S1 = '0') and (S2 = '0')) then

 F <= a;

 elsif ((S1 = '0') and (S2 = '1')) then

 F <= b;

 elsif ((S1 = '1') and (S2 = '0')) then

 F <= c;

 else

 F <= d;

Endif;

End process;

End OR-arch;

4x1 Multiplexer


4x1 Multiplexer has four data inputs D,C,B & A two selection lines S2 & S1 and one output F

Select lines are **S2 S1** , where


S2 is **MSB**

S1 is **LSB**


CASE-1:



CASE-2:



CASE-3:



CASE-4:

The screenshot displays a software interface with two main panels. The left panel, titled 'Objects', contains a table of signal objects. The right panel, titled 'Wave - Default', displays a list of messages and a corresponding waveform visualization.

Objects Panel:

Name	Value	Kind	In/Out
s1	1	Signal	In
s2	1	Signal	In
a	0	Signal	In
b	1	Signal	In
c	0	Signal	In
d	1	Signal	In
F	1	Signal	Out

Processes (Active) Panel:

Name	Type (filtered)	State	Order
------	-----------------	-------	-------

Wave - Default Panel:

Msgs	Value
/mux/s1	1
/mux/s2	1
/mux/a	0
/mux/b	1
/mux/c	0
/mux/d	1
/mux/F	1

The waveform visualization on the right shows a series of horizontal lines representing signal levels over time. The lines are colored green and black, indicating different signal states.

Inference:

Code was written on uXimux and the output for the given inputs were verified and the graph values were accurate. we got familerized with the new software on digital circuits