EXPNO!- 01


# Design and Simulation of Combinational Crycuit behavioural

NAME: Balabhadruni Scumanth	DATE: 12/07/21	
ROLL NO! CB.EN. WYECE 18211	MARKS! out of 15	

## Aim 17

To understand the modelsim software and write the basic programs using different modellings.

# Block | circuit Diagram>



Truth Table: Colors, Thiss, This

Tools The state of										
	selection	Lines	Data points				Output			
	50	51	O	<	$\mathcal{B}$	A	F			
-	0	O	X	X	X	A	A			
-	0	1	X	×	В	X	В			
		0	X	C	X	×				
-		1	D	×	X	×	0			

```
CODE
 Library lece;
 use lece std-logic-1164. all;
 Entity mux is
 Port ( si' in std-logic;
           Sei in Std- logic;
           a: in std-logic;
            b: in std-logic;
             c! in std- logic;
             d: in std-bgic;
             F! alt Sld-logic
);
end mux;
architecture or arch of mux is
 process (SI, Sz, o, b, c, d)
      begin
          -- Compare to truth table
          if ((s)= 'o') and (s2= 'o')) then
                 FL=Q,
          Clsif ((s1=0) and ((s2=11)) then
                 F<=b;
          elsif ((s1='1') and ((sz='0')) then
                  FZ=C;
           Else
                  F <= d',
```

Endif; End process;

end or-archi,

# **4x1 Multiplexer**


4x1 Multiplexer has four data inputs D,C,B & A two selection lines S2 & S1 and one output F

Select lines are \$2 \$1 , where


S2 is MSB

S1 is LSB


## CASE-1:




### CASE-2:



#### CASE-3:



### CASE-4:



Interences

Code was written on yx1mux and the output for the given inputs were verified and the graph values were accurate as got familierized with the new software on digital circuits