EXPAID: 2


## Full Adder

The state of the s	
Name: Sumanth Balabhadruni	Dale: 13/07/2021
Rollnumber: CB.EN.U4 ECE 1824	Marks: out of 15

Aim: Design a full order using VHDL.

Toolsused" modelsin

Block diagram!



Truth Tables.


Input			output	
۵	ь	Cin	Sum	Court
0	0	0	0	0
0	O and the same of	State of and resignation of the contract of	1	0
0		0		0
0			O TO TO THE	8
		O stransa auroparada del Sira		O TOTAL COMMENT
intervent continuent and a second out I measure	0	and the control of th	and the state of t	and the state of t
1	Proposition to the second and the se			
more deployed and experience of the second s	and the state of t	and the state of t	Company and the second	


```
Codes
    library icee;
    USe iece. Std_logic - 1164 all;
    entity xor is
     Port (a: instd-bgic;
             b' in Std- logici,
             C' out std-bgic
      end xol 2:
      architecture x02-a of x082 is
      begin
            ck=a xok b;
       and x012 -a',
     library ieee;
     use icce. 522- bgic -1164-01,
     entity and 15
     Port (a: in std-logic,
            b' in std-logic;
             c' out std-logic
```

end and 2

```
architecture and zon of andz is
begin cra and by
and and z-a;
Pibrary icec.,
use icee std-logic-1164 all;
entity or 2 is
 Port (a: instd-logic;
         b! in std-logic;
         C: aut std-bgic
 end orzi
 orchitecture orz -a of orz is
 begin
        (<=or orb)
 end orza;
 library iece,
  use iece std - logic - 1164.al;
  entity full adder is
   Port (a: instd-logic;
          b: instd-logic
          Cin: in std. logic;
          Sum : out std-bgic;
          Carry: out Std-logic;
```

```
architecture full-adtr-a of full-adderis
 Component XOV 2
 Port (a: installogic,
          b: instd-logic.
          C: outstd. logic
  ) \,
  end Component
   Component orz
    Port (a: in std-logic;
          b' in std-logic',
           C' out std-logic
      );
 End component;
  Sighal d: std-bgic;
  signal e: std-logic;
   signal f: std-logic.
   begin
    (1): x082 port map (0 > 0, 6 > b); (>d);
    UZ: XOX 2 port map (a>d, b) cin, c>Sum),
    U3 : and 2 port map (a>a, b>b, c>e);
   U4: and 2 port map (a>d, b>) (in, c>f),
   US , O12 port map (0) $ /6) e/ (2) (auy)
    and fulladder-a.
```





Order of inputs is corresponding to truth table .

Inference:
Full adder code has been witten and compiled using madelsim and the expected output is being observed and matched to truth table at to too "which the his of the \* \* \* END \* \* \* all at the sono probables mid been all books been of of the continue of the property of the second complement to the last of the