



# DEEKSHA SHREE B S

 (91+)9353999286

 deekshashree24@gmail.com



[www.linkedin.com/in/deeksha-shree-b-s-169668313](https://www.linkedin.com/in/deeksha-shree-b-s-169668313)

## ABOUT

An Aspiring Electronics & Communication Engineer | Passionate About Embedded Systems & VLSI

I am a dedicated Electronics and Communication Engineering student at JSS Academy of Technical Education, with a strong foundation in Verilog HDL, Embedded C, and Python. Passionate about digital design and system architecture, I have worked on projects like the "Design and Implementation of a Single-Cycle Core RISC-V Processor". I thrive on solving complex problems and continuously expanding my technical expertise.

## TECHNICAL SKILLS

## SOFT SKILLS

- Python (basics)
- Verilog HDL
- C language
- Embedded C

- Communication
- Leadership quality
- Active listener
- Problem solving

## EDUCATION

YEAR	INSTITUTE	SGPA/Percentage				
2022-PRESENT	Bachelor of Engineering, Electronics and Communication <i>JSS Academy of Technical Education, Bangalore</i>	I	II	III	IV	V
		9.4	9.5	9.8	9.25	9.27
2020-2022	Mahesh PU College ,Chamrajpet ,Bangalore	97.16%				
2020	Amara Joyti High School, Mulbagal ,Kolar	96.48%				

## ACADEMIC PROJECT

### PROJECT TITLE

- Design and Implementation of RISC-V Single cycle core Processor

### HIGHLIGHTS

- Design and implement Single cycle core of RISC-V processor using Verilog ,which can perform Arithmetic and Logical operations to handle wide range of operations
- Verify functionality of RISC-V processor using testbench and simulate the same

## LANGUAGES KNOWN

- English
- Kannada
- Telugu

## CERTIFICATIONS

Machine Learning with Python: Foundations

Python essentials 1 & 2

Introduction to C++

Symmetric Filter Design & Analysis-Enhancing Signal Processing Efficiency" , Dassault Systemes