

B VASANTHI

☎ (+91)7975762648

✉ vasanthimurali2005@gmail.com

in <https://www.linkedin.com/in/b-vasanthi-401896266>

ABOUT

I am currently pursuing my Bachelor's degree in ECE at JSS Academy of Technical Education, Bengaluru. I have developed a strong foundation in core technical areas, with hands-on experience in Verilog, C++, Python, C, and Embedded C. My primary interest lies in the VLSI and semiconductor domain, where I aim to contribute to cutting-edge advancements in microelectronics and integrated circuit design. As part of my academic journey, I have worked on the "Design and Implementation of a Single Cycle Core RISC-V Processor," where I gained in-depth experience in processor architecture, hardware design, and Verilog programming.

TECHNICAL SKILLS

- Python (basics)
- Verilog HDL
- C language
- Embedded C

EDUCATION

YEAR	INSTITUTE	SGPA/Percentage				
2022- PRESENT	Bachelor of Engineering , Electronics and Communication <i>JSS Academy of Technical Education, Bangalore</i>	I	II	III	IV	V
		9.25	9.6	8.85	9.6	8.5
2020-2022	BGS PU College, Bangalore	92.5%				
2020	ST. Paul's English Medium High School, Bangalore	96.8%				

PROJECT WORK

PROJECT TITLE

- Design and Implementation of RISC-V Single cycle core Processor

HIGHLIGHTS

- Design and implement Single cycle core of RISC-V processor using Verilog ,which can perform Arithmetic and Logical operations to handle wide range of operations
- Verify functionality of RISC-V processor using testbench and simulate the same

LANGUAGES KNOWN

- English
- Kannada
- Telugu

CERTIFICATIONS

Machine Learning with Python: Foundations

Entry -Level Python Programming

Python essentials 1 & 2