

Name - Sumit Kumar Guri

Uni. Roll No - 2000213

Sem - 3rd

Subject - DCLD (ACEC-16302)

Assignment - 3rd.

Name - Sumit Kumar Guri

UniRoll NO. - 2000213

### Section - A

Q1. Difference between Asynchronous and synchronous Counter.

Ans: - There are many difference between Asynchronous and synchronous Counter.

Asynchronous Counter	synchronous Counter
In asynchronous Counter, different flip flops are triggered with different clock not simultaneously.	In synchronous Counter, all flip flops are triggered with same clock simultaneously.
Asynchronous Counter will operate only in fixed count sequence (up/down).	synchronous Counter will operate in any desired count sequence.
In asynchronous Counter, there is high propagation delay.	In synchronous Counter, propagation delay is less.

Q2. Performance Comparison of TTL, CMOS, ECL?

Ans: - TTL :→

- It stands for transistor-transistor logic
- This logic family, basic TTL gate has improvement over standard DTL gate.
- TTL gate has 3 different types of output configurations.

- (1) Open collector output.
  - (2) Totem pole output.
  - (3) Three state output.
- Standard TTL Series of logic family starts with 7504, 74586, 74AL, 5161.

#### ECL:-

- It stands for Emitter Coupled Logic.
- ECL is based on use of Current Steering Switch, realised using differential transistor pairs.
- $G_m$
- (1) ~~prop~~ propagation rate is about 1 to 2 ns.
  - (2) Noise immunity and power dissipation is worst of all logic families.
  - (3) High level is 0.8V and low level is 1.8V
- ECL gate provides both true as well as Complemented output.

#### CMOS:-

- It stands for Complementary metal oxide semi-conductor.
- CMOS logic families has more delay as compared to transistor logic families.

Specification	TTL	ECL	CMOS
Basic gate	NAND	OR, NOR	NAND, NOR
Fanout	10	25	>50
power/gate (m watt)	1-22	4-55	101 MHz
noise immunity	very good	good	excellent
LPD (ns)	1.5-33	1-4	1-200

Q3. what are the application of Flip Flop?

Ans:- There are many applications of Flip Flop.

- (i) Counter.
- (ii) Frequency divider.
- (iii) shift Registers.
- (iv) storage Registers.
- (v) Bounce elimination switch.
- (vi) data transfer.
- (vii) Latch.
- (viii) Registers.
- (ix) memory.

Q4. Define the T Flip flop.

Ans:- A T Flip flop is known as a toggle flip flop because of its toggling operation. It is a modified form of the JK Flip flop. T flip flop is a single input flip flop. Along with this input, we need to give a clock signal to the flip flop.


Q5. Draw the excitation table of SR Flip Flop.

Ans:-

$Q_n$	$Q_{n+1}$	S	R
0	0	0	x
0	1	1	0
1	0	0	1
1	1	x	0



Q6. Draw the block diagram of DAC.




Basic Digital to Analog Converter.

### Section-B

Q7. Draw and explain the R-2R ladder type DAC.

Ans.:- The R-2R ladder DAC overcomes the disadvantages of a binary weighted register DAC. As the name suggests, R-2R ladder DAC produces an analog output which is almost equal to the digital (binary) input by using a R-2R ladder network in the inverting adder circuit. The circuit diagram of 3 bit R-2R ladder network in the inverting adder circuit.

Recall that the bits of a binary number can have only one of the two values i.e. either 0 or 1. Let the 3-bit binary input be  $b_2, b_1, b_0$ . Here, the bits  $b_2$  and  $b_0$  denote the most significant bit (MSB) and least significant bit (LSB) respectively.





The digital switches shown in the above fig. will be connected to ground when the corresponding input bits are equal to '0' similarly the digital switches shown in above figure will be connected to the +ve reference voltage -ve. when the corresponding input bits are equal to 1. It is difficult to get the generated output voltage equation of R-2R ladder DAC. But we can find the analog output voltage of a R-2R ladder DAC for individual binary input combinations only.

Q8. Design a module-5 ripple counter using a 3-bit ripple counter.

Ans:- Step 1: Decide flip-flop 3-bit ripple counter means: 3FF

Step 2: State diagram



Step 3: Excitation table

$Q_n$	$Q_{n+1}$	$T$
0	0	0
0	1	1
1	0	1
1	1	0

Step 4:

A	B	C	A*	B*	C*	$T_A$	$T_B$	$T_C$
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1

Step 5: K map for  $T_A$   $T_B$   $T_C$

BC \ A	00	01	11	10
0	0	0	1	0
1	0	0	1	0

$T_A$   $T_A = BC$


BC \ A	00	01	11	10
0	0	1	1	0
1	0	1	1	0

$$T_B = C$$

BC \ A	00	01	11	10
0	1	1	1	1
1	1	1	1	1

$$T_C = 1$$

Step 6: Diagram Logic  $T_A = BC$ ,  $T_B = C$ ,  $T_C = 1$






Q9. Describe the Counter type ADC and Flash ADC in detail.

Ans.:- A Counter type ADC produces a digital output which is approximately equal to the analog input by using Counter operation internally.

The Counter type ADC mainly consists of 5 blocks. clock signal generator Counter DAC. Comparator & Control Logic. The block diagram of a Counter type ADC is shown below in fig.



Flash ADC:-

A Flash ADC (also known as a direct conversion ADC) is a type of Analog to digital Converter that uses a linear voltage ladder with a Comparator. Each "rung" of the ladder to compare the

input voltage to successive reference voltage often  
these reference ladders are constructed of many  
resistors, however modern implementations show that  
capacitive voltage division is also possible.  
The output of these comparators is generally  
fed into a digital encoder which converts the  
inputs into a binary value.