
Name - Sumit Kumar Griri Class - B. Tech (CSE) Subject - Computer organization and Assembly language programming (COLAP) Subject code- (Accs-16303) Uni. Roll No. - 2000213 Semester - 3rd Assignment - 2nd

(a) what do you mean by Addressing mode?

Ans:- Addressing mode operation field of an instruction specifies the operation to be performed. This operation must be excuted on some data stored in Computer registers or memory words. The addressing mode specifies a rule for interpreting or modifying—the address field of the instruction before the operand is actually referenced.

(b) what do you mean by memory stack?

Anti- A stack can exist as a stand-alone unit as or Can be implemented in a random-accept memory attached to a Cpu. The implementation of a stack in the Cpu is done by assigning a portion of memory to a stack operation. The program Counter pc points at the address of the next instruction



(C) define 100.

Ars: - An Input-outfut processes may be classified as a processor with direct memory access capability - that Communication with Input/outful devotes in this Configuration Computer system Can be divided into memory units and member of processor Compared of are and one are more laps.

Compared of are and one are more laps.

Each lap takes are of inhats and outfuls takes reliving the app. Inputs a dota transfer by intrutes by DMA.

Ats: - pressummed 1/0 clota transfer technique.

1/0 Instructions weitten in the Computers

Program. Each dota Item transfer is intitled

by an instruction in the program usually the
transfer is to and from of the resister and
peripheral transferming data under program commit

required Constant moniforming of the peripheral
by the cpu ence the data transfer is infented.

the cpu is required to monitor the temperature of interface to see when a transfer can appear
be made.

(e) Give the major characterstics of RISC and CISC architecture.


Ans: - There are many major characterstics of
RISC and CISC architecture.

RISCS	CISC
RISCS Emphasis of software.	Emphasiz on hardware.
instruction of same set with few formates.	multiply instruction sizes an formates.
more register	Le 39 Register
fewer addressing mode	more addressing mode.
Pipeling is easy	pipling is differely

(f) what do you mean by asynchronous data transfers.

Ans: when the two units uses its own clock that transfer is the asynchronous data transfer Asynchronous data transfer Asynchronous data transfer between two independent units requireds that crontrol signals be transmitted between communicating units to indicate the time at which data is being transmitted.

It one way of achieving this is by means of a store be pulse supplied by one of the units to indicate to the other units when the transfer has to occure.



Q3. Explain Various addressing modes with examples. Ans: - (i) Immediate Addressing mode. Ex: - MOV RO, 300, Ro ← 300 (ii) Implied Addressing mode. Ex: - CMA (Complement AC) (iii) Direct addressing mode. Ex:- LDAM[X], AC -M[X] (iv) indirect Addressing mode. Ex: - Load R1, m[m[200]] (1) Add 08. (V) Register Addressing mode. Ex: - Add R1, R2, R1 - R1+R2 (vi) Register indirect Addressing mode. Ex: - Load: (vii) Auto increament on Auto decrement Add mode Ex: - LDA XB (viii) Relative Addressing mode. Ex: - Jump +8 (PC), EA = PC +8 = PC = 300 . EA = 308 (ix) Index Addressing mode. Ex: - EA = Address + contents field of index Reg. (x) Base Register Addressing mode. Ex: - EA = Address field + Contents of Base Reg. Addressing modes: - The term addressing modes refers to the way in which the operand of an instruction is specified. The addressing mode specifies a rule for interpreting or modifying the address field of the instruction before the operand is actually executed.

Q4. Explain daisy changing interrupt example. Ang: - The device with the highest priently as placed in the first position followed by lower-priority derice upto this device with the lowest priority which is placed last in the chain. The opu responds to an interrupt request by enabeing the Interrupt the signal passes on the next device. A derice with a o in Its pi inputs generated ape in its Po output to inform the next lower priority device that the acknowledge signal has been placed. A device that is requesting an Interrupts and has a device that is input which Interrupts the acknowledge signals by placing as in its to output. In the device does not leave pending interrupts. It transmits the signal to the next device by placing at in its Po extent. The device with PI=1 and PO-0 is the one with highest priority that is requesting an Interrupts and this devices place its van on the data bug - The daisy - chaining method involves Connecting all the devices that can request an Interrupt in a serial manner.

Processer Data Bus VAD1 VAD2 VAD3 Device 1 Device 2 Device3 To Next derice Interrupt INT CAU Interrupt Acknowledge INT ACK DAISY CHAINING.