

Name - Sumit Kumar Giri

Course - B.Tech (CSE)

Uni. Roll No. - 2000213

Sem. - 3rd

Sub - DCLD.

## Section-A


Q1. Difference between mux and Demux.

Ans: - There are difference between mux and demux.

mux.	Demux.
Multiplexer processes the digital information from various sources into a single source.	Demultiplexer receives digital information from a single source and converts it into several sources.
It is known as Data Selector multiplexer is a digital switch.	It is known as Data Distributor Demultiplexer is a digital circuit.
It follows Combinational logic type and it has $n$ data input.	It also follows Combinational logic type and it has single data input.

Q2. what is Encoder?

Ans: - An Encoder is a Combinational circuit that converts binary information in the form of a  $2^N$  input lines into  $N$  output lines, which represent  $n$  bit Code for the input.



Q3. What are the applications of multiplexer?

Ans:- It is some application of multiplexer.

- (i) Communication system.
- (ii) Computer Memory.
- (iii) Computer system of a state line transmission.
- (iv) Telephone network.

Q4. Define the sequential circuit.

Ans:- A sequential circuit is a combinational logic circuit that produces an output based on current input and previous input variable. A sequential circuit includes memory elements that are capable of storing binary information.




fig:- Sequential circuit

Q5. Draw the excitation table of JK flip flop.

Ans:-- The excitation table of JK flip flop.

Q	Q <sub>(next)</sub>	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Q6. What is race condition?


Ans:-- Race Condition occurs in RS flip-flop when the S and R inputs of an SR flip flop are at logical 1 and then the input is changed to any other condition, the output becomes unpredictable and this is called the race around condition.



### Section-B

Q7. Draw and explain the Full Subtractor with logical diagram.

Ans:- A Full Subtractor:- A full subtractor is a Combinational Circuit that performs subtraction of two bits, one is minuend and other is subtrahend. This circuit has three inputs and two outputs.




Truth table:-

INPUT			OUTPUT	
A	B	C	D	E
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Q. Implement the full adder using 8:1 multiplexer.

Ans:-



Logic Diagram of full-Adder using 8:1 multiplexer

A	BC			
	00	01	11	10
0	0	1	1	2
1	4	5	7	6


$\bar{A}C$  (circled around cells 1, 3)  
 $\bar{A}B$  (circled around cells 2, 6)  
 $BC$  (circled around cells 3, 7)

$$X = \bar{A}C + BC + \bar{A}B$$

A	BC			
	00	01	11	10
0	0	1	3	2
1	4	5	7	6

Fig:- Karnaugh map for full adder.

$$Y = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$



Circuit diagram for Full Subtractor.

TRUTH TABLE :-

A	B	Count	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Truth Table of 8:1 multiplexer.

Q9. Describe the working of JK flip flop.

Ans:- The JK flip-flop also works like SR flip flop but only difference is that in JK flip-flop, there is no invalid state in JK flip-flop.

The JK flip-flop and other from  $\bar{Q}$  and similarly and from K and other from  $\bar{Q}$  and in two difference NAND Gate.







Diagram: J K flip flop



Truth Table :-

clk	J	K	$Q_n$	$Q_{n+1}$	Action
0	x	x	$Q_n$	$Q_n$	NC
1	0	0	$Q_n$	$Q_n$	NC
1	0	1	0	1	Reset
1	1	0	1	0	Set
1	1	1	$\bar{Q}_n$	$Q_n$	Toggle

Working :-

- (i) when  $J=0, K=0$   
→ No change of cell even if clock.
- (ii) when  $J=0, K=1$   
→ flip-flop reset.
- (iii) when  $J=1, K=0$   
→ flip-flop set.
- (iv) when  $J=1, K=1$   
→ the flip flop toggle.