CPU

The part of the Comp that performs the walk of Data processing op s called CPU. Termed as beaus of computer.

Major Components.

- (i) ALU a arithmetic à deguciel Cal.
- (ii) CU > issue control rignal to ALU to perform specific opn.

Is store intermediate data during the exer of inst

Adu Tou Reg. Set Data Add.) Bus Bus Control

CPU is governed by its org., inst formal, addressing moder & inst set. The main fx of CPV is to fetch the inst from mem. I execute it. CPU is divided into 3. types of orgi-

- (i) Suple AC org
- (ii) Gen. Kig Org
- (iil) Stack Org.

CPU performs a variety of functions dictated by the type of vistructions that are incorporated in the Computer.

In programming, memory docations are needed for storing pointers, counters, return addresses, temp result ête. Memory access is most time consuming opn in a Conguter. It is then more convenient to more efficient to store there intermediate values in processor registers, these intermediate values in processor registers.

Onta Access in Registers is much faster than the memory Access.

CPU is governed by its organization, instruction format, addressing modes and instruction set. The designer of CPU designs the instruction set by using software and hardware to perform computer operations effectively. These instructions are used by computer programmer for arithmetic and logical calculations. CPU more rapidly accesses its registers than that of memory. Because register can provide data to CPU at faster speed.

The main function of CPU is to fetch the instruction from memory and execute it. Program counter (PC) is used to store the address of current instruction under execution. Traditionally CPU is divided into three types of organization.

- 1. Single Accumulator Organization
- 2. General Register Organization
- 3. Stack Organization

10.1.1 Single Accumulator Organization

Figure 10.6 Control Word

10.1.3 STACK ORGANIZATION

Stack is a storage mechanism such that data items are stored in consecutive locations. Their data items are accessed by mechanism last in first out (LIFO). Stack is the concept as the number of plates placed one over the other. Any new plate is to be added at the

top of plates. Any plates have to removed should also be from the top. This concept is termed as LIFO. Stack may consist of number of register or part of main memory. Stack implementation is important from multiprogramming point of view.

Intermediate data generated by computer cannot be accommodated in registers. Since register are very limited in numbers. Hence there must be some mechanism so that bulk of intermediate data can be stored and can be retrieved easily. That can be achieved by implementing a part of memory unit as stack. Hence stack implementation is always there in the computer that supports multiprogramming. Stack pointer (SP) keeps track of top most item of stack. The process of inserting a new data item into stack is termed as PUSH operation. That is performed by first incrementing the stack pointer to next location. Then new data item is pushed at that location. DR is the data register that holds the data.

$$SP \leftarrow SP + 1$$

M $[SP] \leftarrow DR$

 $DR \leftarrow M[SP]$

Before inserting a new data item, it should be checked whether stack could accommodate new data item. Overflow is the condition resulted when we try to push data item in the stack, which is already completely filled. Similarly an item can be removed from the top of stack. The process of removing an item from the top of stack is termed as POP operation. That is performed by first transferring the data from the top of stack to data register (DR). Then stack pointer (SP) is decremented to its lower value.

$$SP \leftarrow SP - 1$$

$$SP \qquad 2 \qquad D2 \qquad DR$$

$$1 \qquad D1 \qquad D0 \qquad D0$$

$$Stack$$

Figure 10.7 Stack Organization

Before accessing the data item from stack, it should be checked that stack should not be empty. Underflow is the condition when we try to delete (POP) data item from empty

perations's?

ditions ?

Jorplementation.

Jorplementation

Address

Andress

C)

stack. Stack can be implemented to grow by increasing the memory address as shown in figure 10.7. Stack can also be implemented by decreasing the memory address as shown in figure 10.8.




Figure 10.8 Stack Organization

In decreasing address stack, PUSH operation is performed at highest address of memory stack. When a new data item has to push, stack pointer (SP) is decremented.

$$SP \leftarrow SP - 1$$

 $M[SP] \leftarrow DR$

When a data item is removed from stack using POP, stack pointer (SP) is incremented. The removed item from top of stack is stored in data register.

$$DR \leftarrow M [SP]$$

 $SP \leftarrow SP + 1$

This type of stack is more commonly implemented in memory. The application of stack is there in scientific calculator, computer and other computing devices.

stack organization.
Solution: Problem 10.8: Write an assembly program to execute X := (A + B) - (C + D) using

| POP X | SUB | ADD | PUSH D | PUSH C | | PUSH B | PUSH A | Instruction | MIOUS TO GG | |
|--|--------------------------|------------------|-------------|----------|--|---------------------------------------|----------------|----------------------------|--|--|
| Emply | $(A + B) = (C + D)_{10}$ | (A + B), (C + D) | (A+B), C, D | (A+B), C | A+B | A.B. | PUSH A | Instruction Stack Contents | The Carried and Ca | 大学の大学の大学の大学の大学の大学の大学の大学の大学の大学の大学の大学の大学の大 |
| t specified oper | #D)16 5 2 3 | +D) | D | | THE PERSON OF TH | | | | | THE STATE OF THE PARTY OF THE P |
| PORTOR OF THE PARTY OF THE PART | | 2 | U) | 2 | | ではいる。 | | DIACK LUMICI | | |
| | | | | | | · · · · · · · · · · · · · · · · · · · | and the second | | | THE RESERVE TO SERVE THE PARTY OF THE PARTY |

INTERRUPTS.

Definition:

An Interrupt is an asynchronous signal from H/W indicating the need for attention or a synchronous event in s/w indicating the need for a change in execution.

Interrupt Mechanism.


Program Interrupt can be described as a transfer of program control from a currently running program to another service program on a request generated externally or internelly. After the service program is executed, the control returns to the original program.

· Purpose of Juterrupt!

(i) To provide full utilization of hip speed when clow peripheral devices are interfaced to unions processor unit.

(ii) To allow the microcomputer to handle exceptional, internal situations resulting from performing certain arithmetic op. 1. to handle

(iii) To allow the micro computer to handle vegent external events.



Two types of H/w Interrupt
a) External

- 2) Internal
- a) External Interrupt: These are received from external peripheral devices (-like Input or Output)

 Examples: 7
 - -> 9/0 device requesting transfer of data.
 - 10 device finished transfer of data.
 - -> Time out Interrupt (program in endless Loop)
 - Power failure.
 - b) Internal Interrupt: 7 These (also known as Trops or exceptions) are hardware interrupts that are generated internally to the processor, generally on the occurance of an erroneous condition during the program execution

Examples: > (They are not markable)

- Divide by zero error.

- Overflow error.

→ Break point. → Use of Invalid operation code

- Protection Violation

- Out of Bound.

(ii) Software Interrupts: Software interrupts are initiated by executing some special instructions (INT). These are special call instructions the behave like interrupts rather than subsortion call instructions.

(iii) Maskable & Non-Maskable Interrupts:

Maskable interrupts can be marked out or locked out for short periods of time by the software to allow the CPU to perform critical op. They can be disabled by cleaning the Interrupt Enable Flag using 'Clear Interrupt enable flag' CLI Instruction. To Enable it, Set Int. enable flag' STI instruction is used.

Non-Maskable interrupts cannot be marked out. They are used for conditions that repaire immeded attention by the CPU.

Examples!? -> Power failure -> Memory Read Error.

Program Status Word :- The collection of all status bit conditions in the CPU is known as PSW. The PSW is stored in a separate Handware register & the Contains the status information that characterizes the state of the CPU.

PSW includes 17

- i) the status leits from the last AhU operation
- ii) Specifies the interrupts that are allowed

iii) Also tells whether the CPU is operating in a supervisor or user mode.

Supervisor Mode or Master Mode! An operating System controls & supervises all other programs in the Compuler. There is no restriction. All instructions will be used. It is also called System mode

User Mode or Slave Mode 10 The CPU is normally in the user made when executing user programs. Some instructions are restricted in this mode.

Status bits (sometimes also known as flags) are it till values that indicate various information about !

the processor's state.

Common flags in PSW are ?-

- C (Carry): Set to I if the end carry out of ALUis/ At is cleared to O if end carry is O.
- S (Sign): Set to 1 y the MSB of ALU output is 1. It is set to 0 y the MSB of the ALU output is 0.
- 2 (2ero): Set to I if all the laits of the AhU
- V (overflow): Set to 1 if the overflow condition is satisfied i.e if the XOR of Last two carries from the AhV is equal to 1 f cleared to zero otherwise.

The state of the s

the state of the s