

Unit - 1

Register Transfer Language (RTL)

\rightarrow Register - collection of flip-flops (store 1 bit)
used to store data ; represented by 'R' / R₁, R₂

~~Ques~~ Difference b/w Register and Memory.


- Various types :- PC (Program Counter), IR (Instruction Reg), MAR (Memory Address Register), DR (Data Register)

8 bit R [7 6 5 4 3 2 1 0] ; 16 Bit [15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0]

16 bit - [PC (H) 15 8 7 | PC (L) 0] \therefore Representation

\Rightarrow Register Transfer - transfer of data from one to another
let R₁, R₂ are two registers

R₂ \leftarrow R₁ i.e. data transferred from R₁ to R₂.




\Rightarrow Micro operations :- Operations executed on data stored in registers are called Micro operations
for eg :- Shift (1 bit from L \rightarrow R / R \rightarrow L), load, clear

R₁ \leftarrow R₂ , R₃ \leftarrow R₄

if ($P = 1$) then R₂ \leftarrow R₁ / or P : R₂ \leftarrow R₁

control function

that controls the transfer



- Memory Transfer operations :- $M[AR] \leftarrow DR$ address register
- 1 Read operation
- Transfer data to DR where address is in AR.
- 2 Write operation $M[AR] \leftarrow DR$

3-August

Microoperations:- I Register Transfer ope.

II Arithmetic micro-ope.

III logical micro ope.

IV Shift micro ope.

II Arithmetic (a) $R_3 \leftarrow R_1 + R_2$

(b) $R_3 \leftarrow R_1 - R_2$ (c) $R_2 \leftarrow \bar{R}_2$

(d) $R_2 \leftarrow R_2 + 1$ (e) $R_1 \leftarrow R_1 + 1$

(f) $R_1 \leftarrow R_1 - 1$

Ques. 8 Bit registers AB, BR, CR, DR initially have the foll. values:
1111 0010, 1111 1111, 1011 1001, 1110 1010 resp. Determine 8 bit value in each register after execution of the foll. microoperations.

1. $AR \leftarrow AR + BR$; 2. $CR \leftarrow CR \wedge DR$

3. $BR \leftarrow BR + 1$; 4. $AR \leftarrow AR - CR$

Ans. 1. $AR + BR$

1111 0010

1111 1111

= $AR = 1111 0001$

Ans.

Not
X,
consider

1111 1000 01

IV logical AND op - L.M.O specifies binary op.
for string of bits stored in register. list of
L.M.O :- logical AND, logical OR

- (a) $F \leftarrow 0$ (bits of F will be clear = 0)
- (b) $F \leftarrow A \wedge B$ (AND op.)
- (c) $F \leftarrow A \vee B$ (OR op.)
- (d) $F \leftarrow \overline{A \vee B}$ (NOR op.)
- (e) $F \leftarrow \overline{A \wedge B}$ (NAND op.)

Ans: (a) $CR \leftarrow CR \wedge DR$
 $CR \wedge DR$ -

$$CR = 10101000$$

$$\begin{array}{r} 10111001 \\ \times 11101010 \\ \hline 10101000 \end{array}$$

for manipulating individual bits or a portion of a word stored in a register. They can be used to change bit values, delete a group of bits, or insert new bit values in a register by ^{imp}.

- Applications of L.M.O
- We can modify the bits of 1 register for eg.
1. Selective Set :- it modify bits of A using bits of B and only that bit will be modify which has corresponding 1 bit only. 0 bit has no effect on anyone for eg.

$$A = 10_01$$

$$B = 10_10 \rightarrow \text{no effect}$$

$$A = 1011$$

S.S - It set the bits in register A to 1, where there are 1's in corresponding bits of Register B. This doesn't affect the ^(a) bits of register B and ^(b) bit value in A where there are 0's in corresponding bit of Register B.

2 Selective Complement

$$\begin{array}{r} \text{eg. } A \quad 1010 \\ \underline{B - 1100} \\ A - 0110 \end{array}$$

Here, when the corresponding register has 1 bit as value then its corresponding value will be changed.

3 Selective clear

$$\begin{array}{r} \text{eg. } A - 1010 \\ \underline{B - 1100} \\ A - 0000 \end{array}$$

Here, it clears the corresponding bits having value 1.

Shift

Shift Microoperation :- To move bits either to left side or right side by 1 bit. S.M.O are used for serial transfer of data.

Contents of register can be shifted to the left or to the right. There are 3 types of shift:

- (a) Logical shift ; (b) Circular shift ; (c) Arithmetic shift

3-aug.

(a) Logical shift


Shl

$R_1 \leftarrow \text{Shl } R_1$

Shr


$R_1 \leftarrow \text{Shr } R_1$

eg:



- (b) Circular Shift (rotate oper.) - Circulates the bits of the register around the 2 end without loss of info.. Symbol used is Cir., Cir.
right, Cir.
left


eg:-



$R_1 \leftarrow \text{Cir. } R_1$

0101

$R_1 \leftarrow \text{Cir. } R_1$




0101

Various shift operations


- (a) $R \leftarrow \text{shl } R$
- (b) $R \leftarrow \text{shr } R$
- (c) $R \leftarrow \text{cir } R$
- (d) $R \leftarrow \text{lil } R$
- (e) $R \leftarrow \text{ashl } R$
- (f) $R \leftarrow \text{ashr } R$

(i) Arithmetic Shift - It is a microoperation that shifts sign binary number to the left or right. The left most bit in the register holds the sign bit and remaining bits hold the number. Sign bit is 0 for +ve & 1 for -ve

(i) Arithmetic shift right operation - It leaves the sign no unchanged and also shift it to the right. If Register R has n bits then the bit R_{n-1} remains unchanged; R_{n-2} receives the bit from R_{n-1} . And so on for other bits in the register. Bit R_0 is lost.



(ii) Arithmetic shift left operation



$$V = R_{n-1} \oplus R_{n-2} \quad 10111000$$

→ ASL-O inserts a 0 into R₀ and shifts all other bits to the left. Initial bit of R_{n-1} is lost and replaced by bit from R_{n-2}. An overflow occurs after an arithmetic shift left, if initially, before the shift, R_{n-1} is not equal to R_{n-2}. An overflow flip-flop V can be used to detect an Arithmetic shift left overflow.

After this draw fig. (b) from previous page. If V=0, there is no overflow but if V=1, there is an overflow which indicates sign reversal after performing shift operation.


8-August-2016

(a)

Arithmetic Logic Shift Unit

ALU is a common operational unit connected to number of storage registers to perform microope. Content of specified registers are placed in input of ALU. ALU perform operation and result is then transferred to destination Register.

tell which unit is working out of 3



arith ope. are selected with $S_3, S_2 = 0, 0$
 logic ope. are selected with $S_3, S_2 = 0, 1$
 shift ope. are selected with $S_3, S_2 = 1, 0$, or $1, 1$

S_3	S_2	S_1	S_0	Cin	operation	Func. with
0	0	0	0	0	$F = A$	T/FA
0	0	0	0	1	$F = A + 1$	Inversion
0	0	0	1	0	$F = A + B$	Addition
0	0	0	1	1	$F = A \# B + 1$	Add with carry
0	0	1	0	0	$F = A - B$	Sub.
0	1	0	0	x	$F = A \wedge B$	log. AND
0	1	1	0	x	$F = A \vee B$	log. OR
0	1	0	1	x	$F = A \oplus B$	XOR
0	1	1	1	x	$F = \bar{A}$	complement
Shr	1	0		x	$F = shr A$	shr.
	1	1		x	$F = shl A$	shl.

The inputs A_i and B_i are applied to both arithmetic & logic unit - particular microope is selected with inputs S_1 and so. A 4×1 MUX at the output chooses b/w arith output in D_i and logic output in E_i . The data in MUX are selected with inputs S_3 and S_2 . The other two data inputs to the MUX receives the inputs A_{i-1} and A_{i+1} for shr and shl respectively. The circuit shows 8 arith. ope., 4 logic ope., 2 shift ope.

9 Aug 18

Unit-2 Basic Computer Organisation and design

Instruction - which instructs the comp to do something
 Instruction Code - is a group of bits which instructs the comp. to do something
 Instruction is divided into two parts each having its own meaning. The most basic part of instruction code is the operation code - (set of bits which operates various operations).

Part of
inst code

Operation Code of an instruction is a group of bits that define such operations as add, subtract, clear, shift etc.

The no of bits required for opcode of an instruction depends on total no. of operations available in computer

for
opcode

e.g. A comp. perform 16 operations then no of bits req to perform 1 operation is 4 ($2^4 = 16$)

similary. for 8 op. \rightarrow no of bits \rightarrow 3 ($2^3 = 8$)


instruction
code M V I A 05 \rightarrow Instruction

each word
is 8 bits
of 3 bytes

4096×16

Instruction (prog.)
Operand (data)

Op - Stored Program Organisation $4096 = (2)^{12}$



To represent
memory add.
we need 12 bits.

I=0: direct address mode 0-11 - represent deal Address of memory (data)

I=1: indirect Address mode 16-15 - 4 bits used to represent OP code


In case of memory data can be accessed directly-indirectly

Opcode	Data
Opcode	Address
Address	Opcode

- Immediate case
- direct mode
- indirect mode

Opcode | Add
↓ Add → operand

\rightarrow indirect mode




10 Aug 18

Computer Registers :- Registers are used in control unit for storing instruction code after it is read from memory.

Basic Computer Registers are as follow

DR	Data Register	16	Holds memory operand
AR	Address Register	12	Holds address for memory
AC	Accumulator	16	Processor register
IR	Instruction Register	16	Holds instruction code
PC	Program Counter	12	Holds address of instruction
TR	Temporary Register	16	Holds temporary data
INPR	Input Register	8	Holds input character
OUTR	Output Register	8	Holds output character

Representation



Note: but are in memory $4096 \times 16 = 4096$ words can be held by memory and each having 16 bit six.


Bus is a common system that transfers data b/w components inside a computer or b/w computer

Page No. 10.

Date:

Common Bus System


To decrease complexity & no. of lines this System is used.
Until or Unless Read signal is not active the data will
not be transferred to 16 Bit Common Bus from Memory
Unit (i.e. to read the data) or only for write the data write
signal should be active.




Computer Instruction :-

Instruction Format: Basic computer has 3 inst code format. Each Format has 16 bits :-

- (a) Memory reference ; (b) Register ref ; (c) I/O Ref




- (b) No need to access the memory as data is present in reg.



Thus to conclude

- If 12, 13, 14 bits are comb of
 - 0-6 & 8-E
 - \Rightarrow memory ref.
 - (0 11 1) $\xrightarrow{\text{Reg. ref.}}$
 - F (1111) $\xrightarrow{\text{to I/O ref.}}$



- (a) Memory Reference - This instruction uses 12-bits to specify an add. of operand and 3-bits used (12-14) used to specify op code and bit no. 15 is used mode bit.
- (b) Register Reference - This instruction specifies an operation on accumulator register. An operand from memory is not needed. Therefore, 12 bits (0-11) used to specify op code to a memory ref. and is recognized by op code (111) with a 1 in a left most bit of the instruction.
- (c) I/O Reference - This instruction doesn't need a memory

The type of instruction is recognised by computer control from 4 bits in position 12-15 of the inst.

- * If the 3 - op code bit is in position 12-14 are $\neq 111$, instruction is a memory location reference type and bit in position 15 is taken as addressing mode bit (I).
- * If the 3 - op - code bit = 111 control instruction bit in position 15; if it is 0 inst is register reference; if it is 1 inst in I/O reference.

Basic Computer Instructions :

eg. (a)

AND. $\overbrace{0XXX}^{\text{Add. of operand.}}$

$\circ \circ \circ$ - logical and.

AND $\overset{3}{8}XXX$	$1 \quad 000 \quad 0011 \quad 0010 \quad 0001$
Indirect $\rightarrow 0'XXX$	$0 \quad 000 \quad 0011 \quad 0010 \quad 0001$

eg. (b) ADD $1 \quad X \quad X \quad X$ $9 \quad X \quad X \quad X$
 15 14 13 12 15 14 13 12
 $0 \quad 0 \quad 0 \quad 1$ 1 0 0 1

CLA (Clear Accumulator)

CLA - $\overset{7}{8}00$ (code) $\underset{15 \ 14 \ 13 \ 12}{\cancel{0000}} \underset{7}{0111} \quad 0000 \quad 0 \quad 000$

~~Two digit
is always 1~~

$\overset{7}{8}$	0111	$1000 \quad 0000 \quad 0000$
------------------	--------	------------------------------

CLA - CMA - $\overset{7}{8}200$

$0 \quad 111$	$0010 \quad 0000 \quad 0000$
---------------	------------------------------

eg. (c)

INP F800

$1 \quad 111$	$1000 \quad 0000 \quad 0000$
---------------	------------------------------

Decoder \rightarrow n inputs $\rightarrow 2^n$ outputs

Page No. 75
Date: 24/8/18

Timing and control Unit:

- The clock pulse are applied to all flip flops & registers in the control unit. The clock pulse do not change the state of register unless reg is enabled by control signal. There are 2 types of Control organisation.
- 1. Control unit is of 2 types.
 - Hard wired C.U
 - & Microprogram written C.U

Decoder - is a circuit that converts binary information from n inputs to max. of 2^n unique outputs.

Control Unit - It consists of a decoders, sequence counter & of control logic gates. An inst read from memory is placed in instruction reg. which is divided into 3 parts i.e

① Bit I ; Operation code & Bit (0-11).

Operation Code bits (12-14) are decoded with 3×8 decoders. 8 o/p of the Decoder are represented by symbols $D_0 \dots D_7$. 4 bit sequence counter can count in binary from 0-15. The output of counter are decoded into 16 timing signals ($T_0 \dots T_{15}$). Sequence counter (SC) can incremented or cleared synchronically. Once a counter is clear, causing next active timing

signal D_2 to T_0

For e.g.: Consider SC is inc to provide timing signal T_0, T_1, T_2, T_3, T_4 in sequence. At T_4 S.C is cleared to 0. If decoded output D_3 is active

$D_3 T_4 : SC \leftarrow 0$

Instruction Cycle

$$IC = FC + EC$$

A program in memory consists of sequence of instruction. In basic computer each instruction cycle consists of following phases:

- Fetch an instruction from memory
 - Decode the instruction
 - Read the effective address from memory if instruction has indirect address
 - Execute the instruction

T_b $AR \leftarrow P_C$

T₁ IR \leftarrow M[AR] , PC \leftarrow PC + 1


$T_2 \quad D_0 \dots D_7 \leftarrow \text{Decode } IR(12-14)$,

$AR \leftarrow IR(0-11)$, $I \leftarrow IR(15)$

Jump

Determine the type of instruction

At T_3 , clock cycle "control" unit determines the type of instruction that was read from memory.



- $D_7 \ I \ T_3$ - $AR \leftarrow M[AR]$
- $D_7 \ I' \ T_8$ - Nothing
- $D_7 \ I' \ T_8$ - Execute Reg. Inst
- $D_7 \ I \ T_9$ - Execute I/O Reg. Inst

$$\begin{cases} D_7 = 0 \\ D_7 = 1 \end{cases}$$

- Register Reference Instructions :-

- ① CMA - Complement content of Acc. - 7200

$\begin{array}{ccccccccc} & & 0111 & 0010 & 0000 & 0000 \\ \uparrow & \uparrow & \downarrow & \downarrow & \downarrow & \downarrow \\ D_7 \ I & D_7 \ I' & T_3 & = & B_9 & & \end{array}$

$IR(.) = B_i$ 1 bit in $IR(0-11)$

that specify the operation
 $rBi = rB_9$

- ② CLG = 4400.

$$rBi = rB_{10}$$

$0111 \ 0100 \ 0000 \ 0000$

$\downarrow B_{10}$

- ③ CLA - 4800

$$rBi = rB_{11}$$

$0111 \ 0000 \ 0000 \ 0000$

$\downarrow B_{11}$

30 August / 2018

- Memory Reference Instructions :-

address of operand - effective address

various op.

1. AND - Do

2. ADD - D,

3. LDA - D₂

4. STA - D₃

5. BUN - D₄

6. BSA - D₅

7. ISZ - D₆

1. AND to AC

This perform an AND operation on pairs of bits in accumulator at memory word specified by effective address. Result is transfer to accumulator

D₀ T₄ : DR \leftarrow M[AR]
D₀ T₅ : AC \leftarrow AC \wedge DR , SC = 0

(3) ADD to AC

This add the content of memory word specified by memory address to the ^{value of} accumulator

D₀ T₄ : DR \leftarrow M[AR]

D₁ T₅ : AC \leftarrow AC + DR , SC = 0 , E \leftarrow carry

The sum is transferred to the accumulator and output carry cout is transferred to E-flip flop.

(4) LDA : Load to AC

This transfer the memory word specified by effective address to accumulator

D₀ T₄ : DR \leftarrow M[AR]

D₂ T₅ : AC \leftarrow DR , SC \rightarrow 0

(5) STA : Store to AC

This inst stores the content of accumulator into memory specified by effective address

D₃ T₄ : M[AR] \leftarrow AC , SC \leftarrow 0

D₀ T₅ :

(6) BUN : Branch uncondition

This inst transfer the program to the instruction specified by effective address. P.C called in the add. of the inst to be read from memory in the next inst cycle. PC is incremented at time t₁. to prepare it for the address of next instruction. in sequence. The BUN inst. allow the programmer to specify an instruction ~~out of sequence~~ & To say that Program branch is unconditioned.

D₀ T₄ : PC \leftarrow AR , SC \leftarrow 0 or jump

(C) BSA - Branch and save return address.
 This inst is useful for branching to a portion of prog.
 called subroutine (set of inst.) when executing BSA inst
 stores the address of next instruction in sequence (which
 is available in into a memory location specified by
 effective address. Suppose $SEA + 1$ is then
 transfer to the PC to serve as address of
 1st inst in subroutine.

$$M[AR] \leftarrow PC, PC \leftarrow AR + 1$$

20	01	BSA	135	20	0	BSA	135	$M[135] \leftarrow 21$
#1	next inst			#1	next inst			$135 + 1$
135				135				
136	Subroutine			136	Subroutine			$PC \leftarrow 136$
	1	BUN	135		1	BUN	135	

$$D_5 T_4 : M[AR] \leftarrow PC, AR \leftarrow AR + 1$$

$$D_5 T_5 : PC \leftarrow AR, SC \leftarrow 0$$

31 Aug 2018

(E) ISZ - (increment and skip if zero)

$$D_6 T_4 : DR \leftarrow M[AR]$$


$$D_6 T_5 : DR \leftarrow DR + 1$$

$$D_6 T_6 : M[AR] \leftarrow DR, \text{ if } (DR = 0) \text{ then } (PC \leftarrow PC + 1), SC \leftarrow 0$$

This inst increment the word specified by effective address & if increment value = 0 ; PC is incremented by 1. It is not possible to increment a word inside the memory, it is necessary to read the word into DR, increment DR and store the word back into memory.

— INPUT - OUTPUT

- Configuration



→ Serial Comm. Path ⇒ Parallel Comm. Path

control flow of info. → INPR - Input Reg. (8bit), OUTR - Output Reg. (8bit)
 FG1 - Input flag (1bit), FG0 - Output flag (1bit)


Terminals sends and receives serial information. Serial info from Keyboard is shifted into input reg. (INPR). Serial info for printer is stored in output reg. (OUTR). These two registers communicate with communication interface and with accumulator in parallel. The Transmitter interface receives serial info from Keyboard and transmit it to input register. Receiver interface receives info - from OUTR and sends it to the printer serially.

5-Sept-2018

Program interrupt.

Design of Accumulator

Page No. 19
Date: 06/09/2019




One set of 16 bits input comes from output of accumulator.
 Another set of 16 inputs comes from data register (DR).
 Third set of 8 inputs comes from INP R. In addition, it is necessary to include logic gates for controlling the signal LD (load), INR (increment) and CLR (clear) and for controlling the operation of adder and logic circuit.

$D_0 T_0 : AC \leftarrow AC \text{ AND } DR$ AND with DR

$D_1 T_5 : AC \leftarrow AC + DR$ Add with DR

$D_2 T_5 : AC \leftarrow DR$ Transfer from DR

- Control Unit



Diff. b/w Hardwired and Microprogrammed Control Unit.

Hardwired control unit

1. In a Hardwired organisation control logic is implemented with gates, flip-flops, decoders etc.
2. Implementation approach is Sequential circuit
3. Not flexible, difficult to modify new instruction
4. It can be optimised to perform fast mode of operation.
5. In Hardwired control, if design has to be modified & changed, it requires changes in the wiring also among various components.
6. RISC Microprocessors
7. Eg.: CPU with logic control are INTEL 8085, MOTOROLA 6802.
8. Control memory is absent i.e. Combinational circuits are used to generate control signals.
9. Small instruction set size
10. Cost of implementation is higher
11. Very difficult to detect fault

microprogrammed control unit

In microprogrammed org. control information is stored in control memory.

Programming approach

flexible, new machine instruction can easily be added
It is slower.

Any change or modifications can be obtained by changing or updating microprogram in control memory

Sic Cisc microprocessor

Eg.: CPU with microprogram control unit are


INTEL 8080, MOTOROLA 68000

Control memory is present i.e. microprogrammed is used to generate control signals.

large instruction set size.

Cost of implementation is lower

Faults can be detected in control unit



14-Sept-2018

Stack Organisation


A useful feature that is included in CPUs is a stack or LIFO. Stack is a storage device that stores information in such a manner that items stored last is the first item retrieved.

A register that holds address for the stack is called stack pointer because its value always point at the top item in the stack. Two operations of a stack are insertion and deletion of items. The operation of insertion is called PUSH op. and operation of deletion is called POP op.

Types of stack :- Register, Memory

(a) Register stack :-

~~full & empty
check cond of
overflow & underflow
best~~



Operations :-

1. Insertion

$$SP \leftarrow SP + 1$$

$$M[SP] \leftarrow DR$$

If ($SP = 0$) then ($FULL \leftarrow 1$)

$$EMPTY \leftarrow 0$$

2. Deletion

$$DR \leftarrow M[SP]$$

$$SP \leftarrow SP - 1$$

If ($SP = 0$) then ($EMPTY \leftarrow 1$)

$$FULL \leftarrow 0$$

(b) Memory stack :-

Operations :-

1. Insertion


$$SP \leftarrow SP - 1$$

$$M[SP] \leftarrow DR$$

2. Deletion

$$DR \leftarrow M[SP]$$

$$SP \leftarrow SP + 1$$



20-Sept-2018

way how to access the operand.


Addressing Mode - The way operand is given during execution depends on addressing mode.

Effective address - address of operand

Comp. use addressing mode for the purpose of accommodating one or more of the foll. provisions-

1. To give prog. versatility to the user by providing such facilities as pointer to memory, counters for loop control; indexing of data and program deallocation
2. To reduce the no. of ^{bits} in the addressing field of instruction.

Types of Mode :-



Implied Mode

Immediate Mode

→ Register Mode

→ Register indirect mode

- Auto increment or Auto decrement mode
- Direct access mode
- Relative addressing mode → Indirect access mode
- Base register addressing mode → Index addressing mode

1. Implied Addressing Mode - Only opcode present, no operand, everything is specified inside the inst. no need to give address or data separately.
for eg:- CMA, HLT, etc. [All inst are of 1 byte]

2. Immediate Mode - When data is given in the inst itself.
for eg:- MVI B 32H - 2 Byte instruction / 3 bits content
LXI 2500H - 3 - 16 bit coded

3. Register Mode :- Operand is present in register :- Direct.
- Indirect :-

4. Auto increment or decrement mode

21-sept-2018

5. Direct A.M.

6. Indirect A.M.

7. Relative A.M. - EA = Add. in the inst + PC A[ao]
Index

8. Index. A.M. EA = Add + X R MR-Index Reg.

9. Base A.M. offset

Base Reg.
G' A = Sub. + B.R

Ans:

Numerical -

200	load to AC Mode	
201	Address = 500	
	Next Instruction	
399	450	
400	700	
500	800	
600	900	
702	325	
800	300	

$$PC = 200$$

$$XR = 100$$

Index Reg.

$$R_1 = 400$$

Reg.

$$AC$$

A.M	G.A	Operand
Direct	500	800
Indirect	800	300
Immediate	201	500
→ Relative	702	325
Index.	600	900
Reg. pass	-	500 400
Reg. indirect	400	700
Base	800	300



By Program Control :-

- Branching (cond) - BZ, BNZ, BG, BNC, BP, BM
- Subroutine - insertion
 $SP \leftarrow SP - 1$
 $M[SP] \leftarrow PC$
 $PC \leftarrow GA$
- deletion
 $PC \leftarrow M[SP]$
 $SP \leftarrow SP + 1$
- Program Interrupt

RISC (Reduced instruction set computer)

27 Sept - 2018

- Characteristics
- Relatively fewer instructions
 - Relatively fewer addressing mode
 - memory access are limited to load and save inst.
 - all operations are done within the register of CPU.
 - fixed length and easily decoded instruction format
 - single cycle instruction execution
 - Hardwired rather than microprogram control.
 - Overlap register windows.



CISC (Complex inst. set computer)

Characteristics

- Instructions are complicated.
- To represent one instruction large no. of bits are req.
- Decoding of hardware is complicated so more space & more cost is required.
- f.g's Diff. - Diff.

CISC

1. Data transferred from memory to memory.

RISC

Data transferred from register to register

C. INPUT-OUTPUT ORGANISATION

- Peripheral - I/O Interface

Peripheral

electromag./electromech. devices

Rate of data transfer slow

Data form - codes


CPU

Electronic devices

fast

words

- I/O Bus & Interface Module.



I/O Commands -

- Control commands
- status command
- Output data
- Input data

Synchronous Data Trans. - In CS, Synchronization refers to the data or idea, keeping multiple copies of data set in coherence with one another or the maintain data.

integrity

Page No. 22.

Date:


Asynchronous data Transfer

1. A type of comm. that sends data using flow control rather

Modes of Transfer

3-Oct-2018

1. Program I/O - transfer of data using instructions



2. Interrupt Initiative


CPU just busy in I/O peripheral devices To overcome this
I-I come CPU just do his work and when peripheral devices has to work with CPU they just send a signal to CPU and CPU works accordingly Then Time is same and CPU works for both.

Priority Interrupt : First That instruction will be executed first which is having highest priority.

Non-Vector Int → control data transfer directly to memory [no Add. seg.]

Vector Int → source gives address to reach the loc.

Daisy Chain



- DMA (Direct Memory Access)

5 - 10 - 18

- Input-Output Processor

10 - Oct - 2018

Section - 4

Ch - Parallel Processing and Pipelining
Lecture

⇒ Inputs to Memory

⇒ Memory Hierarchy

Auxiliary
MemoryMag. Tapes
Mag. Disks

I/O Devices

Main Memory

Cache
Memory

CPU

2^o Memory
↓
Main Memory
↓
Cache Memory⇒ Associative Memory / CAM (Content Addressable Memory) ← Search on the basis
of content not address.Content in
stored here ← Argument Reg. (A)↓
Key Register (K)

contains value which we want to search

Input →
Read →
Write → Association Memory array & logic

→ Match Register (M)

Contains count value
if Match = 1, Count = 1
and so on.↓
O/P

The search procedure is ~~still~~ strange for choosing sequence of addressing, reading the memory content & compare info, read w/ the item being search until a match occur. The number of access to memory depends on location of item and efficiency of the search algo.

Here the time req. to find an item stored in memory can be reduced if stored data can be identified for access by the content of data itself rather than by an address. A memory unit accessed by content is called is called Associative Memory or CAM. This type of memory is accessed simultaneously and in parallel or

the basis of data content rather than by specific address or location. When a word is written in a CAM no address is given. When a word is to be read from CAM, the content of the word or a part of word is specified.

CAM is more expensive than RAM because each (memory) cell must have storage capability as well as logic circuit for matching its content with an external argument. For this reason RAM is used in application where search time is very critical and must be very short.

e.g.

$$A = \underline{01} + 11100$$

$$K = 111000000$$

[That position will be searched only which is assigned at 1 only]
 [Assign 1 which u want to match]
 [Assign 0 which u don't want to match]

$$\text{Word 1} = \underline{100}111100 \quad \times \quad \left. \right\} \text{compare with A}$$

$$\text{Word 2} = \underline{101}000001 \quad \checkmark$$

$$\Rightarrow (\text{Match Reg}) M = 1$$

\Rightarrow Cache Memory

12-Oct-2018


If "Data" is present in memory - Hit
 not present - Miss. Transfer from

The transformation of data from Main Memory to Cache Memory is referred to as Mapping process. There are 3 types of Mapping :-

(i) Associative Mapping

(ii) Direct Mapping

(iii) Set - Associative Mapping



CPU address (15 bit)
 Argument

(i) Associative Mapping


:- It stores both address and content of memory word

CPU address (15 bit)

Argument Reg.		(12 bit)	
actual	address	data	
000 001	000 000 000	01000	3450
		02777	6710
		22345	1234

(ii) Direct Mapping :- Associative Mem are expensive comp to RAM. The CPU address is divided into two parts INDEX (9 bits) & TAG (6 bits)

6BIT 9BIT



00 000
77 777

32K x 12
Main Memory.
Address = 15 bits
Data = 12 bits

000
777

512 x 12
Cache Memory
Address = 9 bits
Data = 12 bits

Cache Memory Searching
is based on TAG field.

Address

00 000 1220

With same
Index but

diff tags

Sometimes
exact loc. in
not found

& it is
resolved by
set-associative
memory.

00 777 2340
01 000 3450
01 777 4560
02 000 5670
02 777

Main Memory

Index
Register

000

333

777

Tag	Data
00	1220
02	1000
02	6710

Cache Memory

(ii) Set-Associative Mapping :- Here multiple indices, with tags are stored in one memory word i.e.

Tag	Data	Tag	Data
000	01	-	02
111	02	010	00

Max size
i.e. 4
word becomes
4, 3, 2 bytes

If cache becomes full then on basis of Replacement Algo we replace the data.

18 Oct

VIRTUAL MEMORY

Virtual Memory is implemented by Demand page

(iii) page fault - If CPU refers to any page in memory but doesn't get it. → known as page fault.



To remove this error - (steps to handle page fault) :-

Numerical & Algos Imp

FIFO (Algo)

Reference string :- 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1.

• 3 frames (3 pages can be in memory at a time per process).



15 - Page fault

7,0,1, 2,0,3,0,4, 2)3,0,8,0, 3,2,1,2, 0,1,7,0,1
50: 1st Free Replacement All

Replace page that will be used for longest period of time

1	1	1	2
0	0	0	0
1	1	3	4
*	*	*	*

Page Fault = 13

Least Recently Used (LRU) Algo.

Use past know - rather than future

Replace page that has not been used in the most amount of time

7	7	7	2	2	4	4	4	0	1	1	1	1
0	0	0	0	0	0	0	3	3	3	3	0	0
0	1	1	1	3	3	2	2	2	2	2	2	7

$$\text{Page fault} = 19$$

regards
to you

411

11

At last calculate Page Fault? [To be solved]

(10 Page ~~fourth~~)
25-oct-2018

Pipeline of Vector Processing

Parallel Processing :- It is used to provide simultaneously data processing task for the purpose of increasing the speed of computer system. Here this system is able to perform concurrent concurrent data processing to achieve faster execution time. The purpose of II processing is to speed up comp. processing capabilities and increase the total throughput (Output per unit time of a system)

Amount of processing that can be completed during given interval of time - Throughput

There are various ways that II processing can be classified:

1. Single Instruction Single data
2. Single Instruction Multiple data
3. Multiple Instruction Single data
4. Multiple Instruction Multiple data

II processing comes under foll topics:

1. Pipeline processing
2. Vector processing
3. Array processing


- Pipeline Processing :- {just divide a task into sub tasks}

- It is a technique of decomposing a sequential process into suboperations & each subprocess being executed in a segment that operate concurrently with all other segments. Each segment performs partial processing by — the task is partitioned. Result obtained from each segment is transported to the next segment in the pipeline. The final result is obtained after the data have passed through all segments.

Ex. $A_i * B_i + C_i \quad i = 1, 2, 3, \dots, 7$

$R_1 - R_5$

- 3 segments
1. $R_1 \leftarrow A_i, R_2 \leftarrow B_i$
 2. $R_3 \leftarrow R_1 \times R_2, R_4 \leftarrow C_i$
 3. $R_5 \leftarrow R_3 + R_4$



clk Pulse No	Segment 1		Segment 2		Segment 3	
	R ₁	R ₂	R ₃	R ₄	R ₅	-
1	A ₁	B ₁	-	-	-	-
2	A ₂	B ₂	A ₁ × B ₁	C ₁	-	-
3	A ₃	B ₃	A ₂ × B ₂	C ₂	A ₁ × B ₁ + C ₁	A ₂ × B ₂ + C ₂
4	A ₄	B ₄	A ₃ × B ₃	C ₃	A ₃ × B ₃ + C ₃	A ₄ × B ₄ + C ₄
5	A ₅	B ₅	A ₄ × B ₄	C ₄	A ₅ × B ₅ + C ₅	A ₆ × B ₆ + C ₆
6	A ₆	B ₆	A ₅ × B ₅	C ₅	A ₇ × B ₇ + C ₇	A ₇ × B ₇ + C ₇
7	A ₇	B ₇	A ₆ × B ₆	C ₆	-	-
8	A ₋	-	A ₇ × B ₇	C ₇	-	-
9	-	-	-	-	-	-

31/ Oct/ 2018

- Instruction pipelining
- Arithmetic pipelining

Suboperations that are performed in 4 segments are

1. Compare components by subtracting.
2. Align the mantissa
3. Add or Sub the mantissa
4. Normalize the result.

Ex:

$$x = .9504 \times 10^3 \quad y = -8200 \times 10^2$$

$$3 - 2 = 1$$

$$\therefore y = -0820 \times 10^3.$$

* make it non-zero.

$$Z = \frac{1.0324 \times 10^3}{-1034 \times 10^4}$$

Memory Organisation

Associative Memory - diag, eg. - Intro.

Catch Memory

Virtual Memory


Demand paging - Page fault (How to Handle)

Page Replacement Algo's

Concept of pipelining - II processing, Arithmetic & Logic pipelining


A, B, C, D, A, B, E, A, B, C, D, E

FIFO




Optimal PR

1, 2, 1, 1, 3, 2, 1, 4, 5, 6, 3, 1



LRU

4, 7, 1, 6, 1, 1, 7, 1, 6, 1, 2, 7, 1, 2




FIFO → easy to implement but pages are removed & loaded from memory very frequently.

Future


Optimal page R.

↓ 2, 1, 2, 1, 3, 1, ⑦ ⑨, 5, 6, ③, 1




past

LRU



A, B, C, D, ④, B, E, A, B, C, D, G



⑥

SYLLABUS

1. Register Transfer & Microoperations :

Register transfer language & operations, Bus & Memory Transfer, Arithmetic Microoperations, logic microoperations, shift microoperations, arithmetic logic shift unit.

2. Basic Computer Organisation & Design :

Registers, Buses, Instruction Formats, Instruction Set, Instruction Cycle, Timing & Control, I/O & Interrupt w.r.t. 8085, Instruction codes, Computer Instructions, Control memory, Design of control unit - microprogrammed, hardwired, & their comparative study.

3. Central Processing unit :

Stack organisation, Addressing Modes, Program control w.r.t. 8085, RISC & CISC architecture, I/O organisations, Peripheral devices, I/O Interface, asynchronous data transfer, modes of transfer, priority interrupt, DMA, Architectures 8237A, I/O processor & serial communication.

4. Memory Organisation & Advanced Concepts of CA.


Associative Memory, Cache memory, Virtual Memory, Concept of pipeline, Arithmetic & Instruction Pipeline.

Arithmetic logic shift unit

Instead of having individual registers performing the microoperation computer system employs a number of storage registers connected to a common operational unit called an arithmetic logic unit (ALU)

To perform a microoperation the contents of specified registers are placed in the inputs of common ALU. The ALU performs an operation and the result of the operation is then transferred to a destination register.

The ALU is a combinational gate circuit so that the entire register transfer operation from the source register through the ALU and into the destination register can be performed during one clock pulse period. The shift microoperations are often performed in a separate unit, but sometimes the shift unit is made part of the overall ALU.



One stage of AL Arithmetic Logic shift unit.
Subscript i designates a typical stage.

Input A_i and B_i are applied to both the arithmetic and logic unit. A particular microoperation is selected with inputs S_1 and S_0 .

A 4×1 mux at the O/P chooses b/w an arithmetic output in F_i & a logic op in E_i . The data in the MUX are selected with inputs $S_0 + S_2$. The other two inputs to the MUX receive inputs A_{i-1} for the shift right operation & A_{i+1} for the shift left operation.

The CKT must be repeated m times for m bit ALU. The IP carry C_i for a given arith stage must be connected to the IP carry C_i of the next stage in sequence. The IP carry to the first stage is the IP carry C_0 which provides a selection var. for the MUX.

In the given chart, there are 8 arith. operation selected with $S_3S_2 = 00$

4 logic op selected with $S_3S_2 = 01$ & a shift op is $10 + 11$
other 3 selection IP's have no effect on shift.

Operation	Select	O/P.	Fxn.
$S_3 - S_2$	S_1	S_0	Cin
0 0 0 0	0 0	0 0	0
0 0 0 0	0 0	0 0	1
0 0 0 0	0 0	1 0	0
0 0 0 0	0 0	1 1	1
0 0 1 0	0 0	0 0	0
0 0 1 0	0 0	0 1	1
0 0 1 0	0 0	1 0	0
0 0 1 0	0 0	1 1	1
0 1 0 0	0 1	0 0	X
0 1 0 0	0 1	0 1	X
0 1 0 0	0 1	1 0	X
0 1 0 0	0 1	1 1	X
0 1 0 0	0 1	X 0	X
0 1 0 0	0 1	X 1	X
0 1 0 0	0 1	X X	X
1 0 X X	1 0	X X	X
1 1 X X	1 1	X X	X

Instruction Cycle - Prog. consist of a sequence of instruction.
 The prog. is executed by going through a cycle for each inst. Each inst cycle is subdivided into a sequence of subcycles or phases:-

1. Fetch - the inst from the memory
2. Decode the inst.
3. Read the effective add from memory if the inst has an indirect address.
4. Execute the inst

Fetch and Decode


$$T_0 : \text{AR} \leftarrow \text{PC}$$

$$T_1 : - \text{IR} \leftarrow M[\text{AR}], \text{PC} \leftarrow \text{PC} + 1$$

$$T_2 : - D_0 \dots D_7 \leftarrow \text{Decode IR}[12-14], \\ \text{AR} \leftarrow \text{IR}(0-11), I \leftarrow \text{IR}(15).$$

Determine the type of inst

SC - sequence counter -
 incremented after
 every clk pulse.



Various Addressing Modes → The way operands are chosen during prog. execution OR rule for interpreting or modifying the address field of the inst before the operand is actually referenced.

(1) Implied Mode:

In this operands are specified implicitly in the definition of inst. All the register reference inst that use an accumulator are Implied Mode inst. Zao inst in a stack organised comp are implied mode inst since the operands are implied to be on top of the stack.

e.g. "complement accumulator" (CMA, HLT),
i.e. only opcode is present, no need to specify data or address separately (all these inst of size of 1 Byte)

(2) Immediate Mode:

In this the operand specified in the instruction itself. It has an operand field rather than address field. The operand field contains the actual operand to be used in conjunction with the operation specified in the instruction.

e.g.: LXI 2501H, MVI B32H
3Byte inst 2Byte inst

(3) Register Mode: -

direct

Indirect

Direct Address Mode

Page No.

Date:

effective add = address part of inst

Indirect

eff. add = add. part of inst + content of (pu reg.)

Relative :- eff. add = add. (inst) + Prog. counter (PC)

Indexed


eff. add = add (inst) + Index Reg. (XR)

Base


eff. add = add (inst) + Base Reg. (BR)

	PC = 200	R1 = 400	XR = 100	AC	Memory
direct	EA = 200			opcode 500	800 201 PC 202
Indirect	EA = 400				Load to AC Mode Add = 500 Next inst
Relative	EA = 200 + 500 = 700				add of (inst)
	(+PC)	E. A	base	Content of AC	399 450
direct	500			800	400 700
immediate	201			500	800
Indirect	800			300	600 900
Relative	500 + 202 = 702			385	702 900
Indexed	800 + 100 = 900			700	325
Reg.	—			400	700
base, index	400			700	800 300
Auto inc.	400			700	
Auto dec.	399			450	

Pipelining is a technique of decomposing a sequential process into suboperations, with each subprocess being executed in a special dedicated segment that operates concurrently with all other segments.



Pulse No.	Segment 1	Segment 2	Segment 3
	$A_1 \quad B_1$	$R_3 \quad R_4 \quad R_1$	R_5
1	$A_1 \quad B_1$	- -	- -
2	$A_2 \quad B_2$	$A_1 \times B_1, C_1$	$A_2 \times B_1 + C_2$
3	$A_3 \quad B_3$	$A_2 \times B_2, C_2$	$A_3 \times B_2 + C_3$
4	$A_4 \quad B_4$	$A_3 \times B_3, C_3$	$A_4 \times B_3 + C_4$
5	$A_5 \quad B_5$	$A_4 \times B_4, C_4$	$A_5 \times B_4 + C_5$
6	$A_6 \quad B_6$	$A_5 \times B_5, C_5$	$A_6 \times B_5 + C_6$
7	$A_7 \quad B_7$	$A_6 \times B_6, C_6$	$A_7 \times B_6 + C_7$
8	- -	$A_7 \times B_7, C_7$	$A_8 \times B_7 + C_8$
9	- -	- -	$A_9 \times B_8 + C_9$




~~Ans~~

Instruction Pipeline :- operates on a stream of instructions by overlapping the fetch, decode and execute phases of the instruction cycle.

Each inst is processed with the foll sequence of steps :-

1. Fetch the inst from memory
2. Decode the inst
3. Calculate the effective address
4. Fetch the operand from memory
5. Direct Execute the instruction
6. Store the result in proper place

e.g:
f



- 1 FI is the segment that fetches the inst.
- 2 DA is the seg. that decodes the inst & calculates off add.
- 3 FO is the segment that fetches the operand.
- 4 EX is the segment that executes the instruction.

Timing :-


Step:	1	2	3	4	5	6	7	8	9	10	11	12	13
Inst:	1 FI DA	FO	EX										
2		FI DA	FO	EX									
3			FI DA	FO	EX								
4				FI	-	-	FI	DA	FO	EX			
5					-	-	-	FI	DA	FO	EX		
6									FI	DA	FO	EX	
7										FI	DA	FO	EX

Pipeline conflicts - that deviate the inst. pipeline from its normal operation

1. Resource 2. Data dependency, 3. Branch difficulties.

- 1. Resource conflict caused by access to memory by two segments at the same time. Most of these conflicts can be resolved by using separate instructions & data memory.
- 2. Data dependency conflicts arise when an instruction depends on the result of a previous instruction, but, this result is not yet available.
- 3. Branch difficulties arise from branch and other instructions that change the value of PC.

Strobe




Source-initiated

(1) data ← Valid data →

(2) strobe


destination initiated




(1) strobe Data


← Valid data →

(2) strobe



Handshaking


Source initiated





Timing dia

Source unit

Destination unit



Destination initiated

Ready for data
data busdata valid
data bus

Destination unit

