


# COMMON BUS SYSTEM.

Chapter 5



Paths must be provided to transfer information from 1 Register to another & b/w Memory & Registers.

No. of Wires will be Excessive if Conn. are made b/w Outputs of each register & the Inputs of the other registers. A more efficient scheme is to transfer info using Common Bus.

In Last Lect., We have studied, how to construct a bus system using MUX or 3 state buffer gates.

Bus Output is Selected Using  $S_2, S_1, S_0$  Selecting Lines.

Eg:- DR is 3.

The Output of DR is placed onto bus

When  $S_2, S_1, S_0 = 011$

→ Register whose LD input enabled Rec. the data

from the bus.

\* Memory rec. the contents of the bus when its Write input is Activated.

\* Memory places its 16 bit Output onto the bus when read input is activated &  $S_2, S_1, S_0 = 111$ .

\* 4 Registers DR, AC, IR & TR - 16 Bits

AR, PC - 12 bits (∴ of Address)

↓  
4 Higher bits are set to 0 while sending free Data.

JNPR, OUTR - 8 bits

Provides  
Info to the bus


Receives the  
Info from bus  
through AC.

Memory Address :- AR is used to specify a memory address.

By using AR, we eliminate the need for AD Bus.

Inputs of AC come from Address & logic circuit.

AC see input from 3 sets




Eg:-  
 $DR \leftarrow AC$  &  $AC \leftarrow DR$

Memory Address in AR is used to specify a memory address.

By using AR, we eliminate the need for AD BUS

Inputs of AC come from Address & logic circuit.

AC rec input from 3 sets.



DR  $\leftarrow$  AC & AC  $\leftarrow$  DR

Eg:-

**Amritsar College of Engg. & Technology  
AMRITSAR.**

Name... *Kanita Singh*.....  
*2017*

College Roll No.....  
Branch...CSE ...Sem...III.....

Subject...Comp..Arch. ....  
Test I/II/III .....  
Date ... *13.10.11*.....

Nº 009460      *Chapin 5*

Signature of Invigilator

No. of Sheet attached .....

*V. V. Singh*

*ADDRESSING*


*Y. N. D. S.*

**COMPUTER ARCHITECTURE**

CS - 201

## INTRODUCTION:-

1) term addressing mode refers to the mechanism for specifying operand's. An operand may be specified as the part of the instruction or the reference of the memory location's can be given. An operand could also be an address of the CPU Registers.



## DEFINITION:-

The operand (data) of an instruction is stored in main memory or CPU registers. Different methods are used for specifying the operand in an instruction are called Addressing modes. A computer may use one or more addressing mode in its organization.

## \* Need of Addressing Modes :-

The choice of addressing mode governing

- i) Efficiency (Time as well as space)
- ii) Economy
- iii) Programming Flexibility

These different addressing modes are helpful in writing small, efficient & fast programs. These modes are handling complex data like indexing of an array, looping, program relocation & pointers to memory.

Register addressing is very efficient as no memory fetch is required to bring the data. In addition, very few bits are required to address a register. Thus, we save both in terms of time and space.

## "Types of ADDRESSING Modes"

1. Immediate addressing mode.
2. Implied addressing mode.
3. Direct or absolute addressing mode.
4. Indirect addressing mode.
5. Register addressing mode.
6. Register Indirect addressing mode.
7. Auto Increment or Auto Decrement addressing mode.
8. Relative Addressing mode.
9. Index Addressing mode.
10. Base Register Addressing mode.

### 1. Immediate Addressing :-

Operand is mentioned explicitly in the instruction. The instruction is having operand field rather than address field. Hence, no field operation is required. This mode provides data to its op code immediately. That is why this mode is called Immediate Addressing Mode.

## Syntax :-

Op Code	Operand
---------	---------

## DisAdvantages :-

- (i) The Value of data is limited by the length of the operand field in the instruction.

## Advantages :-

- (i) No additional memory fetches are reqd for fetching the operand.
- (ii) It is very fast.

## Examples :-

(i) Add R<sub>1</sub>, 15

R<sub>1</sub> ← R<sub>1</sub> + 15

(ii) Move R<sub>0</sub>, 300

R<sub>0</sub> ← 300

or

MOV R<sub>0</sub>, #300

In some assembly language, '#' is put in front of immediate data.

## Inherent or

### iii) Implied or Implicit Addressing Mode :

In this mode, the operand's are specified implicitly in the definition of instruction. This means, operands are not present in the instruction.

Syntax:

[Op code.]

Top of stack

Example:-

(i) POP → It will fetch out the contents from TOS

(ii) STC (Set carry flag)

(iii) HLT (stop processing)

(iv) CMP (complement AC)

(v) CIR (Circular shift right)


(vi) CL (Circular shift left)

(vii) INC (Increment AC)

All these instructions do not have any specified operand field. This type of addressing mode is limited to specified no. of instructions.

### (iii) Direct Addressing Mode

In this mode, the operands are residing in memory. The address of the memory location where operands are residing is specified in the instruction itself as memory address. That means the address of operand is given by the address field of the instruction. Here only one memory access is required for operand fetch. That is why it is termed as direct addressing.



Example's :-

(i)  $LD A[M[X]]$

$$A \leftarrow M[X]$$

This instruction will load the contents of memory location having address  $X$  to AC.

(ii)  $MOV R_1, M[X]$

$$R_1 \leftarrow M[X]$$

**Amritsar College of Engg. & Technology**  
**AMRITSAR.**

Name.....

College Roll No.....

Branch..... Sem.....

Subject...Cmpf. Architecture

Test I/II/III .....

Date ... 13/10/2011 .....

Nº 009461

No. of Sheet attached .....

(1)

Signature of Invigilator

i) ADD 008

The data value found at memory address 008 is added into AC.

Instruction

ADD	008
-----	-----

Memory

→

operand	008
---------	-----

$$AC = 500$$

$$M[008] = 100$$

After Execution :-

$$AC \leftarrow AC + M[008]$$

$$(AC \leftarrow 600)$$

$$AC \leftarrow 500 + 100$$

AF  $\rightarrow$  Address field

#### 4. Indirect Addressing Mode :-

Syntax :-

Op Code	Memory Address
---------	----------------

$$\text{Effective Address} = \text{Memory [AF]}$$

Address

The memory address field of the instruction specifies the memory address where the operands are residing. That means the instruction specifies the memory address which further contains the memory address where the operand is residing. This addressing mode is helpful to implement the concept of pointers.


Example :-

(i) Load R1, M[M[200]]

M[200]	300
R1	400

(ii) Add 008

Instruction.



$$\begin{array}{l} AC = 320 \\ \text{Operand} = 100 \\ AC < 320 + 100 \\ AC = 420 \end{array}$$

5. Register Addressing Mode :-

Syntax :-

Opcode	Register Number
--------	-----------------

In this mode, the operands are in the one of the CPU registers. The register address (eno) is given in the instruction. This addressing mode provides fast access of operands without any memory access. It is even faster than direct addressing mode.

This mode is also called register direct addressing mode.


Example's:

(1) Add  $R_1, R_2$

$$R_1 \leftarrow R_1 + R_2$$



Registers



$$R_1 = 3.00$$

(ii) Add  $R_1$

## 6. Register Indirect Addressing Mode:

Syntax :-

Op Code	Register Number
---------	-----------------

$$\text{Effective Address} = M[R]$$

In this mode, register contains the memory address of operand rather than the operand itself. That means register contains the address of operand than that of operand itself. This mode uses register pair to contain 16 bit address of operands.

Example : LDAX B      AC  $\leftarrow M[BC]$   
LDAX B means Load the AC with the contents of memory location whose address is residing in the register pair BC.  
This mode is helpful for quick access of memory location in memory.

When the address stored in the register refers to a table of data in memory, to inc. or dec the register after every access to a table, this can be achieved using two modes.

#### 7. Auto Increment or Auto Decrement mode :-

Syntax :-

Opcode	Register Number
--------	-----------------

In auto-increment the register value is incremented after the execution of the instruction.

In auto-decrement the register value is decremented before the execution of instruction. This is required in sequential execution of the instructions in the program.

Example :-

(i) LDAX B AC < M{BC}

LDAX B means load AC with contents of memory location whose addressing is residing in register pair BC.

In auto increment the value of register pair BC is incremented after the execution of instruction.

In auto decrement the value of register pair BC is decremented before the execution of the instruction.

✓ ④ Move ( $R_2$ ),  $+R_0$  :- It copies the contents of  $R_0$  to  $R_2$ . Then the value is inc by 1.

⑤ move  $\$R_1, -(R_0)$  :- Initially content  $R_0$  is dec. Then copied to  $R_1$ .

(\*) ⑥ Move  $R_1, 100$  :- distance of elements is altered starting from 100. Add  $AC, (R_1) + 1*$  contents of mem. loc 100 are added to  $AC$  & subsequently,  $R_1$  is inc by  $1*$ .

Thus,

ADD  $AC, (R_1) +$

↓

ADD  $AC, R_1$   
 $R_1 \leftarrow R_1 + 1$

After accessing the operand, the contents of this register are incremented to point to the next item in the list (array).

8. Relative Addressing Mode :-

Syntax :-  $\boxed{\text{Opcode} \mid \text{Offset}}$

$EA$  = Address field of inst.  
+  
Content's of PC

In this mode, the address part (offset) of instruction is added to program counter to get the effective address. At this EA, the operands are residing in memory.

Since, offset part can be +ive or -ive.

Example:- (i) JUMP +8 (PC)

$$EA = PC + 8$$

$$PC = 300 \quad (\text{Offset Part is } +8)$$

$$EA = 308$$

i.e. at 308, operands are residing.

(ii) JUMP -8 (PC)

$$EA = PC - 8$$

$$EA = 292$$

Given  
in  
the  
book

2) This mode is used for branch address.

→ This mode provides quick address calculation with memory access.


Given  
in  
the  
book

for question

**Amritsar College of Engg. & Technology**  
**AMRITSAR.**

Name.....	College Roll No.....
Branch.....Sem.....	Subject.....
Test I/II/III .....	Date .....
(i)	
Signature of Invigilator	No. of Sheet attached -----

**Q) Index Addressing Mode:**



In this mode, the address part of instruction is added to the contents of index register to get the effective address. Index register is one of the registers of CPU containing index values. That index value is termed as offset or displacement.

$$EA = \text{Address} + \text{Contents}$$


field of Registers  
Index

Example:- Adl 002

$R_1 \rightarrow$  Index Register holds the value 1

$$EA = 002 + 1 = 003$$

operand resides at 003



~~Adl~~ AC  $\leftarrow$  AC + 100

## (b) Base Register Addressing Mode :<sup>→</sup>

Syntax:-  $\boxed{\text{Opcode}} \boxed{\text{Offset}}$

EA = Address field + Contents of Base Register.

In this mode, the offset part of instruction is added to the contents of base register to get the EA. At this EA the operand is residing.

Usage:-

- (i) It is quite useful for accessing array elements as well as characters in strings.
- (ii) Relocation of program in memory. That is generally required in multiprogramming environment.