

Vidyavardhini's College of Engineering and Technology

Department of Artificial Intelligence & Data Science

Experiment No. 2

Basic gates using universal gates.

Name: Sumit V. Patel

Roll Number: 40

Date of Performance: 31/07/2024

Date of Submission:

Aim - To realize the gates using universal gates.

Objective -

- 1) To study the realization of basic gates using universal gates.
- 2) Understanding how to construct any combinational logic function using NAND or NOR gates only.

Theory -

AND, OR, NOT are called basic gates as their logical operation cannot be simplified further. NAND and NOR are called universal gates as using only NAND or only NOR, any logic function can be implemented.

Components required -

- 1. IC's 7400(NAND) 7402(NOR)
- 2. Bread Board.
- 3. Connecting wires.




Vidyavardhini's College of Engineering and Technology

Department of Artificial Intelligence & Data Science

Circuit Diagram -


Implementation using NAND gate:






(b) AND gate:


 $Y = A \cdot B$





(c) OR gate:


$$Y = A + B$$



A	В	Y
0	0	0
0	. 1	1
1	0	1
1	1	1


(d) NOR gate:

$$Y = (A + B)'$$



A	В	Y
0	0	1
0	1	0
1	0	0
1	1	0

(e) Ex-OR gate: $Y = A \oplus B$



A	В	Y
0	0	0
0	1	1
1	0	1
1	1	0



Vidyavardhini's College of Engineering and Technology

Department of Artificial Intelligence & Data Science

Implementation using NOR gate:






A	Y
0	1
1	0

(b) AND gate:


 $Y = A \cdot B$



A	В	Y
0	0	0
0	1	0
1	0	0
1	1	1

(c) OR gate:


$$Y = A + B$$



A	В	Y
0	0	0
0	1	1
1	0	1
1	1	1

(d) NAND gate:

$$Y = (AB)'$$



A	В	Y
0	0	1
0	1	1
1	0	1
1	1	0

(e) Ex-NOR gate:

$$Y = A \odot B = (A \oplus B)'$$

		$\overline{}$
Α	5	Y Y
в		4
	L	

A	В	Y
0	0	1
0	1	0
1	0	0
1	1	1

Procedure:

- a) Connections are made as per the circuit diagrams.
- b) By applying the inputs, the outputs are observed and the operations are verified with the help of truth table.




Vidyavardhini's College of Engineering and Technology Department of Artificial Intelligence & Data Science


Conclusion -

Implementation using NAND Gate


1. NOT Gate




2. AND Gate




3. OR Gate



4. NOR Gate



5. Ex-OR gate







Vidyavardhini's College of Engineering and Technology Department of Artificial Intelligence & Data Science

Implementation using NOR Gate


1. NOT Gate




2. AND Gate



3. OR Gate



4. NOR Gate



5. Ex-OR gate

