

Lecture Notes

Specification of Counter Project Part 2: IO Control Unit

Version: BELN1.0

Author: R. Höller, P. Rössler



Copyright Notice

This document or parts of it (text, photos, graphics and artwork) are copyrighted and not intended to be published to the broad public, e.g., over the internet. Any redistribution, publishing or broadcast with permission only. Violation may be prosecuted by law.

Dieses Dokument bzw. Teile davon (Text, Photos, Graphiken und Artwork) sind urheberrechtlich geschützt und nicht für die breite Veröffentlichung, beispielsweise über das Internet, vorgesehen. Jegliche weitere Veröffentlichung nur mit Genehmigung. Zuwiderhandlungen können gerichtlich verfolgt werden.



Introduction

This document describes the IO control unit of the counter project. The IO control unit handles all I/O ports (except the clock and reset signal). It includes the multiplexer needed for the 7-segment digits, debounces the switches and push buttons and makes the debounced signals available for FPGA-internal logic. The IO control unit is intended to implement a generic interface which can be used for other projects too. This means, that not all IOs are actually used for the counter project (in detail, some of the switches, the LEDs and the push buttons are unused here).

I/O Circuitry of Basys3 FPGA Board

Figure 1 shows an extract of the schematics of the used Digilent Basys3 FPGA development board. The 16 LEDs labeled LD0-LD15 simply need to be driven with logic 1 to switch them on.




Figure 1: Schematics of the Basys3 FPGA board (extract)



Push buttons and switches often generate spurious open/close transitions when pressed, due to mechanical issues. These transitions may be read as multiple touches in a very short time fooling the application. Thus, the IO control unit must use a debounce mechanism for the 16 switches and 4 push buttons of the Basys3 board in order to eliminate the unwanted transitions. Note, that only the four buttons BNTL, BTNU, BTNR and BTND are handled by the IO control unit while button BTNC is used as the global asynchronous reset signal for the whole design.

The Digilent Basys3 board implements a four-digit 7-segment LED display. Eight data signals (CA, CB ... CG, DP) and four select signals (AN0-AN3) are used to control the 7-segment display. Each digit consists of eight LEDs which are connected to a common anode as well as individual cathodes. The common anode signals AN0-AN3 are used to enable the four digits. The cathodes of all four digits are connected to the eight signals labeled CA, CB, ... CG through DP. Figure 2 shows the interconnections of a single digit. To illuminate a segment, the anode needs to be driven high while the cathode must be driven low. Since the FPGA board uses transistors to supply the needed current into the common anode (see Figure 1), the anode enable signals are inverted. Therefore, both the AN0-AN3 and the CA...CG/DP signals have to be driven low when a LED shall be turned on.




Figure 2: 7-segment display

A scanning display controller circuit can be used to display a four-digit number. This circuit controls the anode signals and the corresponding cathode patterns of each digit in a repetitive, continuous sequence with an update rate faster than the human eye can detect. Each digit is illuminated just one-fourth of the time, but because the eye cannot perceive the darkening of a digit before it is illuminated again, the digit appears continuously illuminated. For each digit to appear bright, a refresh frequency of 1 kHz can be used. This frequency is also suitable for debouncing the push buttons and switches.



Code Skeleton of IO Control Unit

A code skeleton for the IO control unit of the counter project is shown in the following.

X X X X X X X X X XXXXXXXXXXXXXXXXXXXX											
X											
X	XX	XXXXXXX	X	X XXXXXX	XXX X	X		XXXXXXX	XX	XXXXX	
- X X X X X X X X X X X X X X X X X X X	X		X	X X	X	X		X	Χ	Σ	×
- XXXXXXX XXXXXXX X X X X X X X X X X X	X		X	X X	X	X		X	X	Σ	×
X X X X X X X X X X X X X X X X X X X	X		X	X X	X	Χ		X	Х	Σ	×
X X X X X X X X X X X X X X X X X X X	XX	XXXXXX	XXXXXX	XX X	X	Χ	XXXX	XXXXXXX	X	Σ	×
X X X X X X X X X X X XXXXXXXXXXXXXXXX	X		Χ	X X	X	X X			ХХ	Σ	X
FACHHOCHSCHULE - TECHNIKUM WIEN Embedded Systems Department Web: http://www.technikum-wien.at/ Contact: hoeller@technikum-wien.at Author: Roland Höller Filename: io_ctrlvhd Date of Creation: Sun Oct 20 12:14:48 2002 include entries Version: \$Revision\$ Version: \$Revision\$ Date of Latest Version: \$Date\$ Design Unit: IO Control Unit (Entity) Description: The IO Control unit is part of the counter project.	X		Χ	X X	X X	X X			ХХ	Σ	X
FACHHOCHSCHULE - TECHNIKUM WIEN Embedded Systems Department Web: http://www.technikum-wien.at/ Contact: hoeller@technikum-wien.at Author: Roland Höller Filename: io_ctrlvhd part of reusable readable HDL is industrial project. Version: \$Revision\$ Date of Creation: \$Pate\$ Date of Latest Version: \$Date\$ Design Unit: IO Control Unit (Entity) Description: The IO Control unit is part of the counter project.	X		Χ	X X	X X	ХХ			ХХ	Σ	X
Embedded Systems Department Embedded Systems Department Web: http://www.technikum-wien.at/ Contact: hoeller@technikum-wien.at Author: Roland Höller Filename: io_ctrlvhd Date of Creation: Sun Oct 20 12:14:48 2002 Version: \$Revision\$ Date of Latest Version: \$Date\$ Date of Latest Version: \$Date\$ Description: The IO Control Unit (Entity) Description: The IO Control unit is part of the counter project.	X		Χ	X X	X	Χ		XXXXXXX	XX	XXXXXX	
Embedded Systems Department Web: http://www.technikum-wien.at/ Contact: hoeller@technikum-wien.at Author: Roland Höller Filename: io_ctrlvhd Date of Creation: Sun Oct 20 12:14:48 2002 Version: \$Revision\$ Version: \$Revision\$ Date of Latest Version: \$Date\$ Design Unit: IO Control Unit (Entity) Description: The IO Control unit is part of the counter project.											
Web: http://www.technikum-wien.at/ Contact: hoeller@technikum-wien.at Author: Roland Höller Filename: io_ctrlvhd Date of Creation: Sun Oct 20 12:14:48 2002 Version: \$Revision\$ Version: \$Revision\$ Date of Latest Version: \$Date\$ Design Unit: IO Control Unit (Entity) Description: The IO Control unit is part of the counter project.	F	A C H H	н о с н	S C H U	LE -	ΤE	C H N	IIKUM	I V	I E 1	4
Web: http://www.technikum-wien.at/ Contact: hoeller@technikum-wien.at Author: Roland Höller Filename: io_ctrlvhd Date of Creation: Sun Oct 20 12:14:48 2002 Version: \$Revision\$ Version: \$Revision\$ Date of Latest Version: \$Date\$ Design Unit: IO Control Unit (Entity) Description: The IO Control unit is part of the counter project.											
Contact: hoeller@technikum-wien.at A well written in header is an expart of reusable HDL is industrial prainclude entries version: Version: \$Revision\$ version control (in this case C However, you also use a sime header if you less report of the counter project.)	Embedded Systems Department										
Contact: hoeller@technikum-wien.at A well written in header is an expant of reusable HDL is industrial prainclude entries version: Version: \$Revision\$ version control (in this case Control Unit (Entity) Description: The IO Control unit is part of the counter project.											
Contact: hoeller@technikum-wien.at A well written in header is an expant of reusable HDL is industrial prainclude entries version: Version: \$Revision\$ version control (in this case Control Unit (Entity) Description: The IO Control unit is part of the counter project.											
Contact: hoeller@technikum-wien.at A well written in header is an expart of reusable HDL is industrial prainclude entries version: Version: \$Revision\$ version control (in this case C However, you also use a sime header if you less report of the counter project.)											
Author: Roland Höller Filename: io_ctrlvhd part of reusable readable HDL is industrial proinclude entries version: Pate of Latest Version: \$Date\$ Design Unit: Description: The IO Control unit is part of the counter project.		Web:		http://	www.techi	nikum-	-wien.	at/			
Author: Roland Höller Filename: io_ctrlvhd part of reusable readable HDL is industrial proinclude entries version: Pate of Latest Version: \$Date\$ Design Unit: Description: The IO Control unit is part of the counter project.											
Author: Filename: Date of Creation: Version: Date of Latest Version: Design Unit: Description: The IO Control unit is part of the counter project.		Contact	::	hoeller	@technik	am−wi∈	en.at				
Author: Filename: Date of Creation: Version: Date of Latest Version: Design Unit: Description: The IO Control unit is part of the counter project.											
		Filenam Date of Version Date of	ne: E Creat		io_ctr: Sun Oct \$Revis: : \$Date\$	1vhc	d 12:14:			head part read is inclu vers (in the How also	der is an essential of reusable and lable HDL Code. dustrial practice to the entries for a sion control system is case CVS).
the LEDs, the push buttons and the switches of the Digilent Basys3 FPGA board.		Descrip	-	It manage the LEDs,	s the int	terfac n butt	ce to tons a	the 7-se	gmer	nt disp	plays,

5



```
-- $Log$
_____
                                       Entity of the IO control unit. The ports clk_i, reset_i,
                                       ss_o, ss_sel_o, sw_i, pb_i and led_o are IOs of the
library ieee;
                                       FPGA. All other signals are connected to the counter
use ieee.std logic 1164.all;
                                       unit (see also document "Overview of Counter Project"
                                       for a list of all entity ports).
entity io ctrl is -
 port (clk_i : in std_logic;
                                                         -- 100 MHz system clock
        reset_i : in std_logic;
                                                         -- asynchronous reset
        ...);
end io ctrl;
```

The architecture of the IO control unit is held in a separate file:

```
X
XXXXXXXX X X XXXXXXXXX X
                            XXXXXXX XXXXXXX
                           X
         X X X
X X
                      X
                               X X
         X
             Χ
Χ
     X
                 X
                       X
                           Χ
                                  X
                                       Χ
                 Χ
                       X
                                       Χ
Χ
     X
          X
              X
                                  X
                 x xxxx xxxxxx x
XXXXXXX XXXXXXX
             X
         X
                 X X X
     X
             X
                                 XX
                                       X
Χ
     X
          Χ
              X
                 X \quad X \quad X \quad X
                                 XX
                                       X
         X
             X
                 X X X X X
                                 XX
X
     X
                            XXXXXXX XXXXXXX
Χ
    Χ
         X
             Χ
                 X X
FACHHOCHSCHULE - TECHNIKUM WIEN
            Embedded Systems Department
 Web:
          http://www.technikum-wien.at/
 Contact: hoeller@technikum-wien.at
 Author:
                Roland Höller
                io_ctrl_rtl.vhd
 Filename:
Date of Creation: Sun Oct 20 12:17:48 2002
                 $Revision$
 Version:
```



```
Date of Latest Version: $Date$
        Design Unit:
                      IO Control Unit (Architecture)
         Description: The IO Control unit is part of the counter project.
                   It manages the interface to the 7-segment displays,
                   the LEDs, the push buttons and the switches of the
                   Digilent Basys3 FPGA board.
______
-- CVS Change Log:
___
-- $Log$
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
architecture rtl of io ctrl is
 signal s enctr : std_logic_vector( downto );
                                                 Every 1 ms, this signal
 signal s_1khzen : std_logic;
                                                 will be set to a logic '1'
 signal swsync : std_logic_vector( downto );
                                                 for a single 100 MHz
 signal pbsync : std_logic_vector( downto );
                                                 clock period.
 signal s ss sel : std logic vector( downto );
             : std_logic_vector( downto );
 signal s ss
begin -- rtl
 ______
 -- Generate 1 kHz enable signal.
 ______
 p slowen: process (clk i, reset i)
 begin
   if reset_i = '1' then
                                   -- asynchronous reset (active high)
      -- reset enable and counter signals
   elsif clk_i'event and clk_i = '1' then -- rising clock edge
      -- Enable signal is inactive per default.
```

-- As long as the terminal count is not reached: increment the counter.

7



```
end if;
end process p_slowen;
______
-- Debounce buttons and switches
______
p debounce: process (clk i, reset i)
begin
 if reset i = '1' then
                                       -- asynchronous reset (active high)
 elsif clk i'event and clk i = '1' then -- rising clock edge
   if s_1khzen = '1' then
                                                         The switches and
                         The registers that are used to
                                                        buttons are
                         debounce the buttons and
   end if;
                                                         debounced and
                         switches are connected to the
 end if;
                                                        forwarded to FPGA-
end process p_debounce;
                         respective ports of the entity.
                                                        internal signals. The
                         That way, other units (in this
swsync o <= swsync;</pre>
                                                        process makes use of
                         case the counter unit) can
pbsync o <= pbsync;</pre>
                                                        the previously
                         access the registers.
                                                         generated 1 kHz
                                                         enable signal.
-- Display controller for the 7-segment display
______
p display ctrl: process (clk i, reset i)
begin
 if reset i = '1' then
                                       -- asynchronous reset (active high)
 elsif clk i'event and clk i = '1' then \, -- rising clock edge
   if s 1khzen = '1' then
                                   Set one of the four 7-segment select signals
   end if;
 end if;
                                   s_ss_sel to logic 0 and multiplex cntr0_i, cntr1_i,
end process p display ctrl;
                                   cntr2_i and cntr3_i to s_ss in a circular fashion
                                   using the 1 kHz enable signal.
ss_o <= s_ss;
```

ss_sel_o <= s_ss_sel;

-- When the terminal count is reached, set enable signal for one

-- clock period to logic 1 and clear the counter.



```
--
-- Handle the 16 LEDs
--
led_o <= led_i; -- simply connect the internal to the external signals
end rtl;
```

How to Proceed?

The next steps in the project are as follows:

- Write a VHDL entity for the IO control unit (see the previously described code skeleton), name the file, for example, "io_ctrl_.vhd" and store it in the "vhdl" sub-folder of your project directory. The entity ports can be found in the specification document "Overview of Counter Project". Have a look at the block diagram (which is included in the specification document "Part 4: Top-Level Design") to understand, how the IO control unit communicates with other logic in the design.
- Write a VHDL architecture for the IO control unit (see the previously described code skeleton), name the file, for example, "io_ctrl_rtl.vhd" and store it in the "vhdl" sub-folder of your project directory. Break down the functionality into smaller sub-blocks or VHDL processes (generation of 1 kHz signal, buttons & switches debouncing, display controller for the 7-segment display ...) and decide which of these blocks need to be coded as combinatorial logic and which of them need storage elements (registers). You can also create VHDL sub-components for certain pieces of functionality but since the complexity of the IO control unit is not that high, it is rather recommended that you include everything that is described in this document in a single architecture.
- You can also create a VHDL configuration if you like to, but this is completely optional.
- Create a VHDL entity/architecture pair (and an optional configuration) for the testbench of the IO control unit, name the files, for example, "tb_io_ctrl_.vhd" and "tb_io_ctrl_sim.vhd" and store them in the "tb" sub-folder of your project directory.
- Write "do-"scripts to compile and simulate the IO control unit as described in the specification document "Introduction to ModelSim-Intel FPGA Starter Edition" and store them in the "msim" sub-folder of your project directory.
- Simulate the IO control unit using ModelSim and fix all bugs that you find.
- If the IO control unit was tested successfully, proceed with the specification document "Part 3: Counter Unit".



Version

Version 1.0	Minor modifications of document CHIP1 1.0

If you find bugs or inconsistencies in this document, please report them to the course supervisors via email. Thank you!