



---

# LAB 6 DUAL COUNTER

---

CDA 3201C Section 003



DECEMBER 3, 2019

PROFESSOR PETRIE  
Summer Poissonnier  
Z23492880

# Lab 6




A B C D P

D2

D1

TTL (CLOCK)

W X Y Z dot



INPUTS:

PRESET-ENABLE

RESET

UP/DOWN

SW1 [ 8 4 2 1 ]

SW2 [ 8 4 2 1 ]

Inputs		Output Y	
Strobe	Select	A B	LS157 LS156
H	X	X X	L H
L	L	L X	L H
L	L	H X	H L
L	H	X L	L H
L	H	X H	H L

01 = High Level, 1 = Low Level, X = Don't Care

## 74LS157

Pin 1 Select = Clock

Pin 15 Strobe = GND

Pin 4, 7, 9 12 = outputs, go to LE figure out if to A,B,C,D or D,C,B,A

**Clock** = is TTL in Clock section of Blue Logic Analyzer, put through NOT. To attach clock to D2 and NOT clock to D1. Make one line on breadboard clock signal, then take from there, you will need 5 Clock and 1 NOT Clock connections

## CD4510BE

Pin 1 Preset Enable = Parallel Load, attach both to switch, loads when 1.



Pin 9 Reset = attach both to switch. It clears when 1.

Clock = TTL

Pin 10 Up/Down = attach to switch, Counts up when 1, otherwise counts down.

Pin 4, 12, 13, 3 = inputs, attach each chip to 4 switches, one for the LSD One's Digit (Right or B in MUX), and one for MS Ten's Digit (Left or A in MUX)

Pin 6, 11, 14, 2 = outputs go to MUX as shown in lab manual  
Pin 5, 7 = Carry (active low) in LSD, Carry In=GND, in MSD, Carry In of MSD = Carry Out of LSD




Name: Summer Poissonnier Z#23492880 x Summer Poissonnier

**CERTIFICATE OF AUTHENTICITY**  
000-71872

**Logic Lab Grading Rubric**

Lab#	Title	Time (wks)	Bench	Pre-Work	Quartus	Schematic	Wiring Diagram	Used Many Colored Wires	Working	Bonus	Cleaned up	Score (100%)	Date & Time	TA Name & Initials
Lab 0 Only														
0	Infrastructure & Demo: Hexadecimal Segment Display & 7447 & 7448	1					✓	✓	✓	✓	✓	100%	8/15 5:14	Dan Wilson ML
1	Boolean Simplification & Quartus	1			50%	25% for Logic Gates only	10%	5%	10%	10%	10%	100%	09/27/19 10:56 am	Eric Osterbo
Lab 2+				10%	10%	25%	10%	10%	5%	40%	10%	100%		
2	Adder - NAND	2	7	✓	✓	✓	✓	✓	✓	✓	✓	100%	10/18/19 21:06 am	Eric Osterbo
3	Decoder: 1 Segment of 7Seg Display	2	49	✓	✓	✓	✓	✓	✓	✓	✓	100%	10-25-19 11:25	M.S. Asher
4	Flip-Flop #1	2	38	✓	✓	✓	✓	✓	✓	✓	✓	100%	11/8/19 12:32 am	Eric Osterbo
5	Flip-Flop #2	2	32	✓	✓	✓	✓	✓	✓	✓	✓	100%	12/20/19 21:05 am	Eric Osterbo
6	2 Digit Counter: 2 Decade Counters & Max	2										20	6-18 12-2-19	DR Douglas Athenosy





Name: Summer Poissonnier Z# 2349 2880 x Summer Poissonnier

**CERTIFICATE OF AUTHENTICITY**

000-71872

**Logic Lab Grading Rubric**

Lab#	Title	Time (wks)	Bench#	Pre-Work	Quartus	Schematic	Wiring Diagram	Used Many Colored Wires	Working	Bonus	Cleaned up	Score (100%)	Date & Time	TA Name & Initials
Lab 0 Only								Proven 10% Solved 10% Understand 10% Logic Problem 10% Understand 20% NOT OR AND NAND 20%	10%	Non (10%)				
0	Infrastructure & Demo Headphones 7Segment Display & Not And Or NAND Gates 8 2019 2018 Binary	1						✓	✓	✓	✓	100%	09/13 5:14	David Wilson 7/16
1	Boolean Simplification & Quartus	1				✓	✓	✓	✓	✓	✓	100%	09/27/19 7:05 am	Eric O'Brien
Lab 2+				10%	10%	25%	10%	10%	5%	40%	10%	Non (10%)		
2	Adder - NAND	2	7	✓	✓	✓	✓	✓	✓	✓	✓	100%	10/18/19 11:06 am	Eric O'Brien
3	Decoder: 1 Segment of 7Seg. Display	2	49	✓	✓	✓	✓	✓	✓	✓	✓	100%	10/28/19 11:07 am	M.S. A8
4	Flip-Flop #1	2	38	✓	✓	✓	✓	✓	✓	✓	✓	100%	11/8/19 11:07 am	Eric O'Brien
5	Flip-Flop #2	2	32	✓	✓	✓	✓	✓	✓	✓	✓	100%	11/20/19 11:05 am	Eric O'Brien
6	2 Digit Counter: 2 Decade Counters & Mux	2										20	6:18 12-2-19	DR Douglas Ate

Name Summer Poissonnier Z# 2349 2880 X Summer Poissonnier  
I affirm that I have performed the following work.



### Logic Lab Grading Rubric

Lab#	Title	Time (wks)	Bench#	Pre-Work	Quartus	Schematic	Wiring Diagram	Used Many Colored Wires <small>10% for Logic Gates only</small>	Working <small>Power= 10% LEDs= 10% Switches=10% Logic Probe= 10% Hexadecimal= 20% NOT OR AND NAND=20%</small>	Bonus	Cleaned up <small>No= (-20%)</small>	SCORE (100%)	Date & Time	TA Name & Initials
0	Infrastructure & Demo: Hexadecimal 7Segment Display & Not And Or Nand Gates	1						✓	✓	✓	✓	100%	9/15 5:14	David Wilson MW
1	Boolean Simplification & Quartus	1			50%	25% for Logic Gates only	10%	5%	10%	10%	No= (-20%)			
					✓	✓	✓	✓	✓	✓	✓	100%	09/27/19 10:56 am	Eric Oster
Labs 2+			10%	10%	25%	10%	10%	5%	40%	10%	No= (-20%)			
2	Adder -- NAND	2	7	✓	✓	✓	✓	✓	✓	✓	✓	100%	10/18/19 11:06 am	Eric Oster
3	Decoder: 1 Segment of 7Seg. Display	2	49									100	10-25-19 11:25	M.S. Ashley
4	Flip-Flop #1	2	38	✓	✓	✓	✓	✓	✓	✓	✓	100%	11/8/19 12:37 am	Eric Oster
5	Flip-Flop #2	2	32	✓	✓	✓	✓	✓	✓	✓	✓	100%	11/20/19 12:05 am	Eric Oster
6	2 Digit Counter: 2 Decade Counters & Mux	2										20	6:18 12-2-19	DR Douglas Adams