

LAB 5 STATE MACHINE

CDA 3201C Section 003



NOVEMBER 21, 2019

PROFESSOR PETRIE Summer Poissonnier Z23492880


5

Name: Summer Poissonnier

Grade:

/20

5) [20] At right is the state diagram for a Moore sequential circuit which monitors two inputs X₁X₀. When the two inputs X₁X₀ are 00, the output Z toggles at every clock. When the two inputs X₁X₀ are 11, the output Z toggles at every other clock. When the two inputs X₁X₀ are different, the output Z holds its state and does not change until the inputs are equal again.



Use the following table with the gray code assigned (easier to fill in the K-Map if use gray code) Present State (Q) Input (X) Output (Z) Next State (Q+) Flip Flop Transition State Q1+ Q0+ Jo Ko $Q_1 Q_0$ $X_1 X_0$ Z J1 K1 Name Name A 0 0 X 0 0 0 1 1 1 1 0 0 B 0 1 0 0 0 0 B 0 1 C 1 1 B 1 0 C 1 1 0 0 0 1 1 1 0 0 1 0 1 0 D B 0 0 0 0 1 0 1 1 1 0

5.a) [TA-4] Fill in the output and the next state columns of the table

5.b) [TA-4] Fill in the the next state columns of the table

5

Name:

Grade:


aue: /2

Flip Flop Transition indicates what is the input needed for J and K to cause the change from the present state to the next state. Before we can fill the Flip Flop Transition columns of the table, complete the JK truth table. Note: Action can be the following H = Hold (don't change), S=Set, R=Reset, T=Toggle (change). Then complete the JK Excitation Table that permits the Flip Flop to change from \mathbf{Q} to \mathbf{Q}^+

1	K	Q	Action	Q+	$Q \rightarrow Q^+$ Action J K
0	0	0	4012	0	$0 \rightarrow 0 {}^{\text{H}}_{\text{R}} \begin{array}{cccc} 0 & 0 & 0 \\ 0 & 1 & 0 \end{array} X$
0	1	0	Reset	00	$0 \rightarrow 1 \rightarrow $
1	0	0	Set	1	1 → 0 T X1
1	1	0	Toggle	1	1 -> 1 + 0 0 XO

In the table on the first page highlight the values of Q_1 , Q_1^+ and area under J_1 K_1 in one color, use a different highlight for Q_0 , Q_0^+ and J_0 K_0 . Using the Excitation table compare the same color $Q \rightarrow Q^+$ to fill the value under corresponding J K to complete the JK Transition table

- **5.c)** [2] Fill the JK input maps for each of the two flip-flops. Note how easy it is to fill in from the table because we are using the gray code for numbering.
- 5.d) [2] Write the JK inputs and Z output expressions in a minimized form:




Name:

Grade:


le: /20

[Petrie - 80] Design the circuit above using the CD4027BE dual JK flip-flop in your kit and as many 2, 3, or 4 input NAND gates as needed. Inputs are X1 and X2, Clock and Reset. Reset should reset both Flip Flops so the system starts in State A = 00. Output is Z.





(a) Pinout (b) Functional Diagram
CD4027BE dual JK flip-flop


Note for the CD4027: the clocks are activated on the rising edge (going from 0 to 1 – when pushing down the pulse switch to turn on). If the pulse switch does not work well as the clock, use a toggle switch, sometimes the switches "bounce". Note that the CD4027 has a SET and a RESET. These are used to clear to 0 or set the values to the first state of the state diagram. Note both SET and RESET are active high. If you assigned State A as 00 then to start we need to RESET both Flip Flops, so link them together and connect to one of the switches. So you will have the two Xs, and the RESET for the circuit linked to the Switches. You will not be using SET, so tie it to ground so it won't be activated, note it is active high. VDD is equivalent to VCC and VSS is equivalent to GND



Determine how many NAND Chips you need


















Nan	Summer Poissonnier						2349	289	30	X		Samely Polisonnies				
CERTIFICATE OF AUTHENTICITY OF								Logic Lab Grading Rubric								
Lab#	# Title	Time (wks)	4	Bench#	Pre- Work	Quartus	Schematic	Wiring Diagram	Used Many Colored Wires	Working	Bonus	Cleaned up	SCORE (100%)	Date & Time	# 2015-2019 Perry Weinthell TA Name & Initials	
Lab 0 Only									10% for Logic Gates only	Power= 10% LEDs= 10% Switches=10% Logic Probe= 10% Hexadecimal= 20% NOT OR AND NAND=20%	10%	No= (-20%)				
0	Infrastructure & Demo: Hexadecimal 7Segment Display & Not And Or Nand Gates	1							1	1	1	1	100%	9/13 5:14	David Milyan ML	
1	Bollean Simplification & Quartus	1		-	-	50%	25% for Logic Gates only	10%	5%	10%	10%	No= (-20%)			© 2015-2019 Peny Weinthal	
				1	/	X	V	X	V	V	V	X	200%	09/27/19 20:56 am	Sin Osterto	
bs 2+	© 2015-2019 Pany Weinthal	22.00	4 1020 3 2 3 3 3	10%	10%	25%	10%	10%	5%	40%	10%	No= (-20%)	565000	To 'S e out	© 2016-2019 Perry Weinings	
2	Adder NAND	2		7	/	/	1	/	/	1	V	NO= (-20%)	2008	20/18/29 21:06 am	Evi Otter El	
3	Decoder: 1 Segment of 7Seg. Display	2		49	1		31				1		100	10-25-19	Ms-Adus	
4	Flip-Flop #1	2		38			/	V	0	1	V	V	10%	11/8/29	Evin 9 str	
5	Flip-Flop #2	2		32	/	V	V		V	1		V	2008	21:05 am	Einoson	
6	2 Digit Counter: 2 Decade Counters & Mux	2										/				