



LAB 4 WALTZ COUNTER

CDA 3201C Section 003




NOVEMBER 7, 2019

PROFESSOR PETRIE
Summer Poissonnier
Z23492880


Name: *Summer Poissonnier*

Grade: /100

- 4) [40] Consider the following sequential circuit with two positive-edge-triggered JK flip-flops.




- 4.a) [4] Trace the timing diagram for the above circuit by hand.



Name:


Grade: /100

- 4.c) [8] Verify the circuit design/behavior by implementing the circuit using Quartus and the CD4027BE J-K Flip Flop. Review the PowerPoint in this section know how set the value of CLR and X to a value within a time period. SET1 and SET2 are active high so disable them by connecting permanently to low so see how to set a constant (0) throughout the time period, and how to set the fluctuating value of the clock. Turn in a picture of your Schematic and a picture of the VectorWaveForm generated to match the given timing diagram



- 4.b) [16] Build the above circuit using the CD4027BE dual JK flip-flop logic chip on your breadboard and then connect it to your test platform to test it. Use the chip block diagram below to plan for your wiring. Use 2 logic switches for inputs X and CLR (Reset), and one pulse switch for the Clock. Use 4 LEDs to observe $X=J1=K1$, $Q1=J2=K2^*$, $Q2$, and $Z=Q1^*+Q2^*$. Tie the SET inputs to low as they are active high. Plan your circuit below.

Observation: If X is kept high, Q1 will toggle at every positive Clock transition because $J1=K1=X=1$ (toggle mode).




Name: _____

Grade: _____ /100

4.d) [12] From the analysis of the circuit above, draw the State Table and the State Diagram.

State Diagram:




Present State		Input i	Output Z	Next State			Flip Flop Transition			
State	Q ₂ Q ₁			Q ₂ ⁺	Q ₁ ⁺	Q ₀ ⁺	J ₂ K ₂	J ₁ K ₁	J ₀ K ₀	
A	00		1	0	1	1	0 1	0 1	0 1	
B	01		1	1	0	1	1 0	0 1	0 1	
C	10		1	1	1	0	0 1	1 0	0 1	
D	11		0	0	0	0	0 1	0 1	0 1	

4.e) [60] Build a "Waltz Counter", the Waltz is a dance where you keep time by counting 1, 2, 3, 1, 2, 3, 1, 2, 3, 1...

[10] Draw the State Diagram and Table

State Diagram:



Present State		Input i	Output Z	Next State			Flip Flop Transition			
State	Q ₂ Q ₁			Q ₂ ⁺	Q ₁ ⁺	Q ₀ ⁺	J ₂ K ₂	J ₁ K ₁	J ₀ K ₀	
A	00		1	0	1	1	0 X	1 X	1 X	
B	01		1	1	0	1	1 X	0 X	1 X	
C	10		0	0	0	0	0 X	0 X	0 X	
	11		X	X	X	X	X X	X X	X X	

[10] Figure out the simplest Boolean Algebra Expression for 2 Output bits Z₂ and Z₁

Z ₂	Q ₂	Q ₁	Q ₀
0	0	0	1
1	0	1	1
1	1	0	X

Z ₁	Q ₂	Q ₁	Q ₀
0	0	0	1
1	0	1	1
1	1	0	X

$$Z_2 = Q_2'$$

$$Z_1 = Q_1'$$

[10] Figure out the simplest Boolean Algebra Expression for JK Flip Flop Inputs J₂ K₂ and J₁ K₁

J ₂	Q ₂	Q ₁	Q ₀
0	0	0	1
1	0	1	1
1	1	0	X

K ₂	Q ₂	Q ₁	Q ₀
0	0	0	1
1	0	1	1
1	1	0	X

J ₁	Q ₂	Q ₁	Q ₀
0	0	0	1
1	0	1	1
1	1	0	X

K ₁	Q ₂	Q ₁	Q ₀
0	0	0	1
1	0	1	1
1	1	0	X



$$J_2 = Q_1$$



$$J_1 = Q_2'$$



$$K_2 = 1, K_1 = 1$$


[10] Simulate it in Quartus. Turn in picture of Schematic and its generated VectorWaveForm

[20] Plan your wiring below using template below as a guide and wire it using a second CD4027BE J-K Flip










Name: Summer Poissonnier Z#2349 2880 x Summer Poissonnier

CERTIFICATE OF AUTHENTICITY
000-7187Z

Logic Lab Grading Rubric

Lab#	Title	Time (wks)	Bench#	Pre-Work	Quartus	Schematic	Wiring Diagram	Used Many Colored Wires	Working	Bonus	Cleaned up	SCORE (100%)	Date & Time	TA Name & Initials
Lab 0 Only														
0	Infrastructure & Demo: Hexadecimal 7Segment Display & Not And Or NAND Gates	1							✓	✓	✓	100%	9/13 5:14	David Wilson ML
1	2-Digit 74193 Binary Counter & Boolean Simplification & Quartus	1			✓	✓	✓	✓	✓	✓	✓	100%	09/27/19 10:56 am	Eric Oster EO
Lab 2+				10%	10%	25%	10%	5%	40%	10%	Non (20%)			
2	Adder - NAND	2	7	✓	✓	✓	✓	✓	✓	✓	✓	100	10/18/19 11:06 am	Eric Oster EO
3	Decoder: 1 Segment of 7Seg. Display	2	49										10-25-19	MS. Aglar
4	Flip-Flop #1	2	38	✓	✓	✓	✓	✓	✓	✓	✓	100	11/18/19 12:37 am	Eric Oster EO
5	Flip-Flop #2	2												
6	2 Digit Counter: 2 Decade Counters & Mux	2												





FLORIDA ATLANTIC UNIVERSITY
OWL CARD



Summer Y.
Poissonnier

Issued: 07/15/2019

Student



A21976006453100A

FLORIDA ATLANTIC UNIVERSITY
OWL CARD



Eric J.
Oster

Issued: 08/15/2015

Student



A21976005904848A

Summer Poissonnier Z#2349 2880 X *Summer Poissonnier*

CERTIFICATE OF AUTHENTICITY
000-71872
GUARANTEED 100% REAL AND GENUINE
(DO NOT REMOVE OR TAMPER SEAL)

Logic Lab Grading Rubric

Lab#	Title	Time (wks)	Bench#	Pre-Work	Quartus	Schematic	Wiring Diagram	Used Many Colored Wires	Working	Bonus	Cleaned up	SCORE (100%)	Date & Time	TA Name & Initials
Lab 0 Only														
0	Infrastructure & Demo: Hexadecimal 7Segment Display & Not And Or NAND Gates	1						10% for Logic Gates only	Power: 10% LEDs: 10% Switches: 10% Logic Probes: 10% Hexadecimal: 20% NOT OR AND NAND: 20%	10%	Non (20%)	100%	9/15 5:14	Davis Wilson <i>ML</i>
1	Boolean Simplification & Quartus	1			50%	25% for Logic Gates only	10%	5%	10%	10%	Non (20%)	100%	09/27/19 10:56 am	Eric Oster <i>EO</i>
2	Adder - NAND	2	7	✓	✓	✓	✓	✓	✓	✓	✓	100%	10-25-19 11:25	MS. Arlos <i>MA</i>
3	Decoder: 1 Segment of 7Seg. Display	2	49						✓	✓	✓	100%	11/8/19 10:37 am	Eric Oster <i>EO</i>
4	Flip-Flop #1	2	38	✓	✓	✓	✓	✓	✓	✓	✓			
5	Flip-Flop #2	2												
6	2 Digit Counter: 2 Decade Counters & Mux	2												

