

LAB 1 BOOLEAN ALGEBRA

CDA 3201C, Section 003



SEPTEMBER 24, 2019

PROFESSOR PETRIE Summer Poissonnier Z23492880 Poissonnier

Z#: 23492880Grade:

- [100] To get all your lab points you need to get your lab grader by the Teaching Assistant (TA) and submit under Canvas > Assignment > Lab 1 a portfolio consisting of one pdf file that includes:
 - Header: Cover page or header with your name, my name, number, Logic Design class and class section
 - Handwork: copy of planning work you did by hand (take picture of this worksheet or annotate this pdf with Edge)
 - Simulation: a copy of the work you did in Altera Quartus
 - Schematic do all 3 circuits in one schematic window, must include comment with your name and Z#, the file name must include your name as part of the file name so it appears on the schematic screen window. You can take a picture of the screen or use Snipping Tool under Start menu to capture the pertinent part of the screen.
 - Vector Waveform simulation (simulated timing diagram) that include output for all 3 circuits in one screen
 - Wiring: a picture of your breadboard with the wired circuit and your FAU OWL Card (if you got it graded in the lab also include with TA OWL card and the lab grade sheet in the background)

1.1 [10] Given the following Boolean Algebra Equation, complete the Truth Table at right

$$X = AB\overline{D} + ABD + C\overline{B}\overline{D} + \overline{A}BC\overline{D}$$

1.2 [10] Utilizing the NOT AND OR gates provided below, label the input that you need to put through NOT, determine how many inputs are needed for each gate and use the number of gates you need (there may be extras). Draw the circuit connections to implement X exactly as specified.

| ABCD | ABD ABD CBD ABCD X |
|------|--------------------|
| 0000 | 001 000 011 1007 0 |
| 0001 | 000 001 010 1000 0 |
| 0010 | 001 000 111 1011 1 |
| 0011 | 000 001 110 1010 0 |
| 0100 | 011 010 001 1101 |
| 0101 | 010 011 000 1100 0 |
| 0110 | 011 010 101 1777 |
| 0111 | 010 011 100 1110 0 |
| 1000 | 101 100 011 0001 |
| 1001 | 100 101 010 0000 0 |
| 1010 | 101 100 111 0011 |
| 1011 | 100 101 110 0010 |
| 1100 | 111 110 001 0101 |
| 1101 | 110 111 000 0100 1 |
| 1110 | 111 110 101 0111 1 |
| 1111 | 110 111 100 0110 1 |

| ABCO | |
|-------------|-------|
| \$ \$ \$ \$ | ABD |
| | DA |
| | |
| | BARTO |

 $-X = AB\overline{D} + ABD + C\overline{B}\overline{D} + \overline{A}BC\overline{D}$

1.3 [10] Create a project in Altera Quartus called lab1-PETRIE-yourlastname following Dr. Petrie's step by step guide and verify the circuit you designed in 1.2 works according to 1.1 Truth Table. If it does not work as specified by the Truth Table, then determine if error is in the Truth Table or your design. Create with same name a Block Diagram/Schematics (.bdf) of your design in 1.3. Is there a 4-input OR gate available? If there is not then figure out how you will change the design using 2 input OR gates. Generate with same name a Waveform file (.vwf), group the inputs and set the counter to step through all the values, Compile, and Simulate. Make sure to save the project, the .bdf and .vwf files often. Check the .vwf to verify it produces same results as the Truth Table 1.1. Keep the project and files to expand the Block Diagram to include the other 2 circuits in the rest of lab 1. Lab 1, page 1

| • CDA3201 • Intro to Logic Name: | Design • | | Lab Assiç | gnment | 1 |
|---|----------|------------------|------------------------------|-----------------|-------|
| .4 [5] Gates and | | Z#: | O. | ade: | /100 |
| ICs. Determine | | 7400 Series Fami | ly of Integrated (| Circuits (I | Cs) |
| | | MINIMA S | Vec [4][3][2][J][0][9][8] | v _{cc} | ID DE |
| Series family at right you will need to implement the circuit | | 10 E | | 167 | 1961 |

as you specified in 1.3 (Note there are no 4 input ORs in your kit so use 2 input OR ICs instead:


| Quantity | 7400 Series |
|----------|-------------|
| needed? | IC# |
| 1 | 7419 -> 741 |
| 1 | 7404 |
| 1 | 7421 |

| 1234567 00 GND | U234500 '02 GND | 104 CND | OS CND CND |
|-------------------|--|-----------------|--|
| 11234307 (ND | THE STATE OF THE PARTY OF THE P | V _{cc} | V _{cc} [4] [2] [1] [1] [9] [1] [1] [1] [1] [1] [1] [1] [1] [1] [1 |
| | | | |

1.5 [10] Plan out the layout by labeling inputs and outputs of the gates or drawing the wiring use blue-A, Green-B, Brown-C, Orange-D, use the same color dashed wire for NOT. Note we don't have 4 input ORs in the kit, so we need to make due with using 2 input ORs: ABD+ ABCD



1.6 [8] Look at the handout on Boolean Algebra Postulates and Theorems. Identify by either by writing the



Name:

Z#:

Grade:

/100

As you verified in 1.a.6, the following Boolean function is algebraically reduced to two different forms denoted as X1 and X2 as follows.

$$X = A B \overline{D} + A B D + C \overline{B} \overline{D} + \overline{A} B C \overline{D}$$


$$= AB (\overline{D} + D) + (\overline{B} + \overline{A} B) C \overline{D}$$

$$= AB + (\overline{B} + \overline{A}) C \overline{D} = \underline{AB + \overline{B} C \overline{D} + \overline{A} C \overline{D}} = \underline{X1}$$


$$or = AB + (\overline{AB}) C \overline{D} = \underline{AB + C \overline{D}} = \underline{X2}$$

- 1.7) [5] Verify the equivalence of X1 and X2 using the following truth table:
- 1.8) [7] Design the circuit for the above two reduced functions, X1 and X2, using exactly 3 NOT gates, 4 2-input AND gates, 3 2-input OR gates. Note, there will not enough gates unless you are able to reuse by finding things both equations have in


| ABCD | AB CO BCO ACO X1 X2 |
|--------|---------------------|
| 0000 | 00 01 101 101 0 0 |
| 0001 | 00 00 100 100 0 0 |
| 0010 | 00 11 111 111 1 1 |
| 0011 | 00 10 110 110 0 |
| 0100 | 01 01 001 101 0 0 |
| 0101 | |
| 0110 | 01 11 011 111 1 1 |
| 0111 | 01 10 010 110 0 0 |
| 1000 | 10 01 101 001 0 0 |
| 1001 | 10 00 100 000 0 |
| 1010 | 10 11 111 011 1 1 |
| 1011 | 10 10 110 010 0 0 |
| 1100 | 11 01 001 001 1 1 |
| 1101 | 11 00 000 000 1 1 |
| 1110 | 11 11 011 011 1 1 |
| S 1111 | 11 10 010 010 1 1 |





1.9) [10] Verify the circuit design/behavior by implementing the circuit using Quartus before you actually build the circuit on the breadboard. Open the Quartus project you build in 1.a.3 and add the X1 and X2 build the circuit on the breadboard. Open the Quartus project you build in 1.a.3 and add the X1 and X2 inputs to the Waveform File circuits to the X circuit Block Diagram / Schematics. Add the X1 and X2 inputs to the Waveform File and Compile and Simulate, check if all X = X1 = X2. You will show the TA you have these files and and Compile and Simulate, check if all X = X1 = X2. You will show the TA you have these files and and Compile and .vwf to the Lab 1 together with the scan of this completed Lab with all your work. Dr. submit the .bdf and .vwf to the Lab 1 together with the scan of this completed Lab with all your work. Petrie will adjust your grade – these 2 points will be converted to 20 points total for this section and 1.a.3.



After you get it to work but before the TA grades it, take a picture of your breadboard to submit as part of Lab 1 documentation. After it is graded take a picture of the gradesheet, then, except for the ground and power wires, pull the wires attached to the three the three ICs on the upper breadboard you used for this experiment (Do NOT pull the lab platform wires just the ones in the upper breadboard), leaving the three ICs plugged into your board with power and ground connected. KEEP THE WIRE TO REUSE FOR NEXT LAB. Upload the portfolio of your labwork to Canvas to validate your lab grade.


















| ø | On | 4 | ω | 2 | Labs 2+ | | - | 0 | Lab 0 Only | Lab# | 1 | Name |
|---|----------------|--|---|---------------|------------|---------------------|----------------------------------|--|---|----------------------------------|--|--|
| 2 Digit Counter: 2 Decade Counters & Mux | Flip-Flop #2 | Flip-Flop #1 | Decoder: 1 Segment of 7Seg. Display | Adder NAND | | PRINCE AND SECTIONS | Bollean Simplification & Quartus | Hexadecimal TSegment Display & Not And Or Nand Gates | | Title | Z7817-000 | Summer Poissonnier |
| 2 | 2 | 2 | 2 | 2 | | | 1 | - | | Time (wks) | GUARAN | Pols |
| | 19116 | | | | | | | | | | CERTIFICATE OF AUTHENTICITY OF | Nos |
| | and the second | 1 | | | 10% | / | | | | Bench# | ICAT NTICII | Mich |
| | 1000 | / | X | X | 10% | / | | | | # Pre- Work | 000-71872 | /\ |
| | | 1 | 36 | | 25% | 1 | 50% | | | Quartus | 000-71872 | Z# |
| | 1 | 1 | 7 | 1 | 10% | 4 | 25% for Logic Gates only | | | Schematic | | Z #2349 2880 |
| | 1 | 1 | 100 | | 10% | < | 10% | | | Wiring Diagram | | 280 |
| | 1 | 1 | | | 5% | 2 | 5% | 4 | 10% for Logic Gates only | Used Many Colored Wires | | 80 |
| | 1 | 1/ | * NO. | | 40% | 4 | 10% | 4 | Power= 10% LEDs= 10% Switches=10% Sugic Probe= 10% Hexadecimal= 20% NOT OR AND NAND=20% | Working | | × |
| | 10 | 1 | | 1 | 10% | < | 10% | 4 | 10% | Bonus | ogic | |
| | 1 | 1 | | N. A. | No= (-20%) | < | No= (-20%) | _ | No= (-20%) | Cleaned | : Lab | \$ \ |
| | | PART AND ADDRESS OF THE PART A | | | | 100% | | 100% | | 38008 | Grad | mer |
| | | 1 | | V. | | 70:56 am | | 9/13 5/14 | | Date & Time | Logic Lab Grading Rubric | Possonmules format mat I man performed the following work. |
| | | | | | | EN State | | Without M | | TA Name & Initials | a constant wenter | ALEN work |