

2. Write a Verilog code for D Flip-Flop with synchronous and asynchronous reset and verify its functionality using test bench. Synthesize the design, tabulate the area, power and timing report.


Tools required:

- **Functional Simulation:** Incisive Simulator (verilog, model, nsim)
- **Synthesis:** Genus

D Flip-Flop: A D (or Delay) Flip Flop is a digital electronic circuit used to delay the change of state of its output signal (Q) until the next rising edge of a clock timing input signal occurs. The D Flip Flop acts as an electronic memory component since the output remains constant unless deliberately changed by altering the state of the D input followed by a rising clock signal.

a) D Flip-Flop with synchronous reset:

D Flip-Flop with synchronous reset block diagram:



D Flip-Flop with synchronous reset truth table:

rst	clk	d	q	qb
1	↑	X	0	1
0	↑	0	0	1
0	↑	1	1	0
1	↑	X	0	1

Verilog Code for D Flip-Flop with synchronous reset:

```
module d_ff(q, qb, d, clk, rst);
    output reg q;
    output reg qb;
    input d, clk, rst;
```

Testbench for D Flip-Flop with synchronous reset module:

```
module d_ff_test;
    reg clk, rst, d;
    wire q, qb;
    d_ff d1(q, qb, d, clk, rst);

initial
begin
$monitor("time = %0d", $time, "ns", "rst = ", rst, "d = ", d, "q = ", q, "qb = ", qb);
#40 $finish;
end

initial
clk = 0;
always
#5 clk = ~clk;
```

input d, clk, rst;
always @ (posedge clk)

VLSI LABORATORY (18ECL77)

initial

begin

rst = 1; d = 0;


#10 rst = 0;

#10 d = 1;

#10 rst = 1;

end

endmodule

b) D Flip-Flop with asynchronous reset:**D Flip-Flop with asynchronous reset block diagram:****D Flip-Flop with synchronous reset truth table:**

rst	clk	d	q	qb
0	X	X	0	1
1	▲	0	0	1
1	▲	1	1	0
0	X	X	0	1

Verilog Code for D Flip-Flop with asynchronous reset:

```

module dff (q, qb, d, clk, rst);
  output reg q;
  output qb;
  input d, clk, rst;

  always @(posedge clk, negedge rst)
    begin
      if (!rst)
        q = 0;
      else
        q = d;
    end

  assign qb = ~q;

endmodule
  
```

Testbench for D Flip-Flop with asynchronous reset module:

```

module dff_test;
reg d, rst, clk;
wire q, qb;
dff d1 (q, qb, d, clk, rst);
initial
begin
$monitor ("time=%0d", $time, "ns", "rst =", rst, "d =", d, "q =", q, "qb =", qb);
#40 $finish;
end

initial
begin
d = 0;
clk = 0;
end

always
#5 clk = ~clk;

initial
begin
rst = 0;
#10 rst =1;
#10 d =1;
#10 rst = 0;
end

endmodule

```

4. Write a Verilog code for SR Flip-Flop with synchronous and asynchronous reset and verify its functionality using test bench. Synthesize the design, tabulate the area, power and timing report.

Tools required:


> Functional Simulation: Incisive Simulator (ncvlog, ncelab, nesim)

> Synthesis: Genus

SR Flip-Flop: The SR flip flop is a 1-bit memory bistable device having two inputs, i.e., SET and RESET. The SET input 's' set the device or produce the output 1, and the RESET input 'r' reset the device or produce the output 0. The SET and RESET inputs are labelled as s and r, respectively. The SR flip flop stands for "Set-Reset" flip flop. The reset input is used to get back the flip flop to its original state from the current state with an output 'q'. This output depends on the set and reset conditions, which is either at the logic level "0" or "1".

a) SR Flip-Flop with synchronous reset:

SR Flip-Flop with synchronous reset block diagram:



SR Flip-Flop with synchronous reset truth table:

rst	clk	S	r	q	qb
1	▲	X	X	0	1
0	▲	0	0	q	qb
0	▲	0	1	0	1
0	▲	1	0	1	0
0	▲	1	1	X	X

Verilog Code for SR Flip-Flop with synchronous reset:

```
module sr_ff(q, qb, s, r, clk, rst);
output reg q;

```

```
begin
    output qb;
    input s, r, clk, rst;
```

```
always @ (posedge clk)
```

```

        begin
            if (rst)
                q = 0;
            else
                if (s == 0 && r == 0)
                    q = q;
                else
                    if (s == 0 && r == 1)
                        q = 0;
                    else
                        if (s == 1 && r == 0)
                            q = 1;
                        else
                            if (s == 1 && r == 1)
                                q = 1'bX;
        end
        assign qb = ~q;
    endmodule

```

Testbench for SR Flip-Flop with synchronous reset module:

```
module sr_ff_test;
    reg s, r, clk, rst;
    wire q, qb;
    sr_ff ff1(q, qb, s, r, clk, rst);
initial
```

```
begin
```

```
$monitor ("time = %0d", $time, "ns", $, "s =", s, "r =", r, "rst =", rst, "q =", q, "qb =", qb);
```

```
#80 $finish;
```

```
end
```

```
initial
```

```
clk = 1'b0;
```

```
always
```

```
#5 clk = ~clk;
```

```
initial
```

```
begin
```

```
rst = 1; s = 1; r = 0;
```

```
#10; rst = 0;
```

```
#10; s = 0; r = 0;
```

```
#10; s = 0; r = 1;
```

```
#10; s = 1; r = 0;
```

```
#10; s = 1; r = 1;
```


```
- #10; s = 1; r = 0;
```

```
- #10; rst = 1;
```

```
end
```

```
endmodule
```

b) SR Flip-Flop with asynchronous reset:

SR Flip-Flop with asynchronous reset block diagram:*SR Flip-Flop with asynchronous reset truth table:*

s	r	q	qb
0	X	X	X
1	↑	0	q
1	↑	0	qb
1	↑	1	0
1	↑	1	X

Verilog Code for SR Flip-Flop with asynchronous reset:

```

module srff(q, qb, s, r, clk, rst);
    output qb;
    output reg q;
    input s, r, clk, rst;
    begin
        srff((q, qb, s, r, clk, rst));
    end
endmodule

Testbench for SR Flip-Flop with asynchronous reset module:

module srff_test;
    reg s, r, clk, rst;
    wire q, qb;
    initial
    begin
        $monitor ("time = %0d", $time, "s = ", s, "r = ", r, "rst = ", rst, "q = ", q, "qb = ", qb);
        #80 $finish;
    end
    initial
    clk = 1'b0;
    always
    #5 clk = ~clk;
    initial
    begin
        rst = 0; s = 1; r = 0;
        q = 0;
        if(s == 0 && r == 1)
    end
endmodule

```

```

else
if(s == 1 && r == 0)
    q = 1;
else
if(s == 1 && r == 1)
    q = 1'bX;
end
assign qb = ~q;
endmodule

```

Testbench for SR Flip-Flop with asynchronous reset module:

```

module srff_test;
    reg s, r, clk, rst;
    wire q, qb;
    initial
    begin
        $monitor ("time = %0d", $time, "s = ", s, "r = ", r, "rst = ", rst, "q = ", q, "qb = ", qb);
        #80 $finish;
    end
    initial
    clk = 1'b0;
    always
    #5 clk = ~clk;
    initial
    begin
        rst = 0; s = 1; r = 0;
        q = 0;
        if(s == 0 && r == 1)
    end
endmodule

```

VLSI LABORATORY (18ECL77)

```
#10; rst = 1;  
#10; s = 0; r = 0;  
#10; s = 0; r = 1;  
#10; s = 1; r = 0;  
#10; s = 1; r = 1;  
#10; s = 1; r = 0;  
#10; rst = 0;  
end  
endmodule
```

- 6. Write a Verilog code for JK Flip-Flop with synchronous and asynchronous reset and verify its functionality using test bench. Synthesize the design, tabulate the area, power and timing report.**


Tools required:

- Functional Simulation: Incisive Simulator (ncvlog, ncelab, ncsim)
- Synthesis: Genus

JK Flip-Flop: The JK flip-flop is the most versatile of the basic flip flops. A JK flip-flop is used in clocked sequential logic circuits to store one bit of data. It is almost identical in function to an SR flip flop. The only difference is eliminating the undefined state where both S and R are 1. Due to this additional clocked input, a JK flip-flop has four possible input combinations, such as "logic 1", "logic 0", "no change" and "toggle".

a) JK Flip-Flop with synchronous reset:

JK Flip-Flop with synchronous reset block diagram:



JK Flip-Flop with synchronous reset truth table:

rst	clk	J	k	q	qb
1	↑	X	X	0	1
0	↑	0	0	q	qb
0	↑	0	1	0	1
0	↑	1	0	1	0
0	↑	1	1	$\sim q$	$\sim qb$

Verilog Code for JK Flip-Flop with synchronous reset:

```
module jk_ff(q, qb, j, k, clk, rst);
output reg q;
output qb;
input j, k, clk, rst;
```

```
always @(posedge clk)
```

```
begin
```

```
if (rst)
```

```
q = 0;
```

```
else
```

```
if (j == 0 && k == 0)
```

```
q = q;
```

```
else
```

```
if (j == 0 && k == 1)
```

```
q = 0;
```

```
else
```

```
if (j == 1 && k == 0)
```

```
q = 1;
```

```
else
```

```
if (j == 1 && k == 1)
```

```
q = ~q;
```

```
end
```

```
assign qb = ~q;
```

```
endmodule
```

Testbench for JK Flip-Flop with synchronous reset module:

```
module jk_ff_test;
reg j, k, clk, rst;
wire q, qb;

jk_ff(j, q, qb, j, k, clk, rst);
initial
begin
$monitor("time = %0d", $time, "ns", "j =", j, "k =", k, "rst =", rst, "q =", q, "qb =", qb);
#80 $finish;
end
endmodule
```

#80 \$finish;

end

initial

clk = 1'b0;

always

#5 clk = ~clk;

initial

begin

rst = 1; j = 1; k = 0;

#10; rst = 0;

#10; j = 0; k = 0;

#10; j = 0; k = 1;

#10; j = 1; k = 0;

#10; j = 1; k = 1;

#10; j = 1; k = 0;

#10; j = 1; k = 0;

#10; rst = 1;


end

endmodule

Result:

Non-GUI Output:

Time	J	K	rst	q	qb
0	1	0	-	0	X
5	-	0	0	0	1
10	-	0	0	0	0
15	-	0	0	0	0
20	0	0	0	1	0
25	0	0	0	1	0
30	0	1	0	1	0
35	1	0	1	0	0

b) JK Flip-Flop with asynchronous reset:***JK Flip-Flop with asynchronous reset block diagram:******JK Flip-Flop with asynchronous reset truth table:***

rst	clk	J	k	q	qb
0	X	X	X	0	1
1	▲	0	0	q	qb
1	▲	0	1	0	1
1	▲	1	0	1	0
1	▲	1	1	$\sim q$	$\sim qb$

Verilog Code for JK Flip-Flop with asynchronous reset:

```

module jkff(q, qb, j, k, clk, rst);
output reg q;
output qb;
input j, k, clk, rst;

always @(posedge clk, negedge rst)

begin
if (!rst)
q = 0;
else
if (j == 0 && k == 0)
q = q;
else
if (j == 0 && k == 1)
q = 0;

```

```

else
if(j == 1 && k == 0)
    q = 1;
else
if(j == 1 && k == 1)
    q = ~q;
end

assign qb = ~q;

endmodule

```

Testbench for JK Flip-Flop with asynchronous reset module:

```

module jkff_test;
reg j, k, clk, rst;
wire q, qb;

jkff(q, qb, j, k, clk, rst);

initial
begin
$monitor(`time = %0d` , $time, `ns` , `j =` , j, `k =` , k, `rst =` , rst, `q =` , q, `qb =` , qb);
#80 $finish;
end

initial
clk = 1'b0;

always
#5 clk = ~clk;
initial
begin
rst = 0; j = 1; k = 0;

```

Result:

Non-GUI Output:

Time	j	k	q	qb
0	1	0	0	1
10	1	0	1	0
20	0	0	1	0
30	0	1	1	0
40	1	0	1	0
50	1	1	1	0
55	1	1	1	0
60	1	0	1	0
70	1	0	0	1

7. Write verilog code for 4-bit up/down asynchronous reset counter and carry out the following:


- Verify the functionality using testbench**
- Synthesize the design by setting area and timing constraints. Obtain the gate level netlist, find the critical path and maximum frequency of operation. Record the area requirement in terms of number of cells required and properties of each cell in terms of driving strength, power and area requirements.**
- Perform the above for 32-bit up/down counter and identify the critical path, delay of the critical path, and maximum frequency of operation, total number of cells required and total area.**

Tools required:

- **Functional Simulation: Incisive Simulator (ncvlog, ncclab, ncsim)**
- **Synthesis: Genus**

4-bit up/down: An up/down counter is a digital counter which can be set to count either from 0 to maximum value or maximum value to 0. The direction of the count (mode) is selected using a single bit input. The up/down counter has 3 inputs - clk, reset and a up or down mode input. The output is count which is 4 bit in size. When Up mode is selected, counter counts from 0 to 15 and then again from 0 to 15. When Down mode is selected, counter counts from 15 to 0 and then again from 15 to 0. Changing mode doesn't reset the Count value to zero. You have to apply high value to reset, to reset the counter output.

4-bit up/down asynchronous reset counter block diagram:



4-bit up/down asynchronous reset counter truth table:

clk	reset	mode	Count
X	1	X	0
↑	0	0	0
↑	0	0	1
↑	0	0	2
↑	0	0	3
↑	0	0	4
↑	0	1	3
↑	0	1	2
↑	0	1	1
↑	0	1	0
↑	0	1	F
↑	0	E	
↑	0	D	
↑	1	X	0

clk	reset	mode	Count
X	1	X	0
↑	0	0	0
↑	0	0	1
↑	0	0	2
↑	0	0	3
↑	0	0	4
↑	0	1	3
↑	0	1	2
↑	0	1	1
↑	0	1	0
↑	0	1	F
↑	0	E	
↑	0	D	
↑	1	X	0

a) 4-bit up/down asynchronous reset counter**Verilog code for 4-bit up/down asynchronous reset counter:**

```
module cnt_updown (count, mode, clk, reset);
    output reg [3:0] count;
    input mode;
    input clk, reset;
    always @(*)(posedge clk, posedge reset)
        if(reset)
            count = 4'b0;
        else
            if(mode)
                count = count + 1;
            else
                count = count - 1;
endmodule
```

Testbench for 4-bit up/down asynchronous reset counter:

```
module tb_cnt_updown;
    reg mode;
    reg clk, reset;
    wire [3:0] count;
    cnt_updown M(count, mode, clk, reset);
    initial
        begin
            $monitor("time = %0d", $time, "ns", "reset = 0x%0h", reset, " mode = 0x%0h", mode, " count
= 0x%0h", count);
            #320 $finish;
        end
    always
        #5 clk = ~clk;
initial
begin
    mode = 1; clk=0; reset=1;
    #10; reset = 0;
    #10; mode = 0;
    #50; reset = 1;
    #30; reset = 0;
    #10; mode = 1;
    #10; reset = 1;
end
```

Creating an SDC File:

- In terminal type "genit counter_top.sdc" to create an SDC file.

```
create_clock -name clk -period 2 -waveform {0 1} [get_ports "clk"]
```

```
set_input_delay -max 0.8 -clock clk [all_inputs]
set_output_delay -max 0.8 -clock clk [all_outputs]
```

Non-GUI Output:

```
write_sdc > clk_updown.sdc
write_hdl > clk_updown.v
```

```
set_max_transition 0.2 [all_inputs]
```

```
set_max_capacitance 30 [get_ports]
```

```
set_clock_transition -rise 0.1 [get_clocks "clk"]
```

```
set_clock_transition -fall 0.1 [get_clocks "clk"]
```

```
set_clock_uncertainty 0.01 [get_ports "clk"]
```

```
set_input_transition 0.12 [all_inputs]
```

```
set_load 0.15 [all_outputs]
```

```
set_max_fanout 30.00 [current_design]
```

```
report_power
```

```
report_gates
```

```
report_timing
```

```
report_area
```

```
report_gor_levels_of_logic_power-exclude_constant_nets
```

Result:

Row	RF	mode	count
-0	1	1	0
10	0	1	0
25	0	1	1
35	0	1	2
45	0	1	3
55	0	1	4
65	0	1	5
75	0	1	6
85	0	1	7
95	0	1	8
105	0	1	9
110	0	0	9
115	0	0	9

Performing Synthesize:

- The following are commands to perform synthesize (4-bit and 32-bit up/down asynchronous reset counter)

```
genus -gui
```

```
read_lshome/install/cellSlow.lib
```

```
read_hll_cml_updown.v
```

```
elaborate
```

```
read_sdc counter_top.sdc
```

```
set_db syn generic_effort_medium
```

```
set_dfl syn map_effort_medium
```

```
set_db syn opt_effort_medium
```


VLSI LABORATORY (18ECE177)

Power Report

	memory	0	0	0	0
gap-J	1.8232e-08	1.9483e-04	2.34333e-05	1.3828e-04	
pitch	6.0	0	0	0	
logic	5.1915e-09	1.20965e-05	5.52251e-05		
clock	0	0	0		
Pad	0	0	0		
Pin	0	0	0		
bbox	0	0	0		

Gates Report:

Sequential	4	372.557	64.0
university	7	46.570	8.0
logic	10	162.994	28.0
Physical cell	0	0	0

Area Report

Cnt-updown 21 582.120 0 582.120

Timing Report:

Timing Flag	Arc Edge	all Fanout load Trans	Delay
count_dqg[3]/ck	- - R arr	4	- 100 -
Count_dqg[3]QN - CK \rightarrow QN	F DFFRXL	2	12.1 208 759
g315/y	- A \rightarrow y R CLKINVX3	4	160.4 665 486
count[3]	ce - R port	-	- - 0


$$\text{Required Time} = 1200 \text{ ps}$$

$$\text{Arrival Time} = 1185 \text{ ps}$$

$$\text{Slack} = \text{Required Time} - \text{Arrival Time} = 15 \text{ ps}$$

$$\text{Critical Path Delay} = \text{Clock Period} - \text{Slack} = 1.985 \text{ ns}$$

$$\text{Maximum Frequency of operation} = \frac{1}{\text{Arrival Time}} = 853.88 \text{ MHz}$$

Schematic:

b) 32-bit updown asynchronous reset counter**Verilog code for 32-bit updown asynchronous reset counter:**

```
module cnt_updown (count, mode, clk, reset);
output reg [31:0] count;
input mode;
input clk, reset;
```

```
always @ (posedge clk, posedge reset)
begin
    if (reset)
        count = 32'b0;
    else
        if (mode)
            count = count + 1;
        else
            count = count - 1;
end
endmodule
```


Testbench for 32-bit updown asynchronous reset counter:

```
module tb_cnt_updown;
reg mode;
reg clk, reset;
wire [31:0] count;
```

```
cnt_updown M1(count, mode, clk, reset);
```

```
initial
begin
$monitor ("time = %0d", $time, "ns", "Reset = 0x%0h", reset, "mode = 0x%0h", mode, "count
#400 $finish;
```


1. a) Capture the schematic of CMOS inverter with load capacitance of 0.1 pF and set the widths of inverter with $W_n = W_p$, $W_n = 2W_p$, $W_n = W_p/2$ and length at the selected technology. Carry out the following:
- Set the input signal to a pulse with rise time, fall time of 1 ns and pulse width of 10 ns and time period of 20 ns and plot the input voltage and output voltage of designed inverter?
 - From the simulation result compute t_{PIL} , t_{PLH} and t_d for all three geometrical settings of width?
 - Tabulate the results of delay and find the best geometry for minimum delay for CMOS inverter



CMOS Inverter schematic

Table of components for building the schematic:

Library Name	Cell Name	Properties
gnik180	pmos	W = Wp, L = 180n
gnik180	nmos	W = 2u, L = 180n




CMOS Inverter test schematic

Table of values to setup for different analysis:

Analysis Name	Settings	Properties								
Transient	trans	Stop time = 100n, moderate								
DC	<table border="1"> <tr> <th>Sweep Variable</th> <th>Component Name = Select input signal component (Vpulse)</th> </tr> <tr> <th>Parameter</th> <th>Parameter Name = dc</th> </tr> <tr> <th>Sweep Range</th> <th>Start = 0, Stop 1.8</th> </tr> </table>	Sweep Variable	Component Name = Select input signal component (Vpulse)	Parameter	Parameter Name = dc	Sweep Range	Start = 0, Stop 1.8	<table border="1"> <tr> <td>DC Analysis</td> <td>Save DC Operating point</td> </tr> </table>	DC Analysis	Save DC Operating point
Sweep Variable	Component Name = Select input signal component (Vpulse)									
Parameter	Parameter Name = dc									
Sweep Range	Start = 0, Stop 1.8									
DC Analysis	Save DC Operating point									

Analog Simulation with spectre for inverter:


a) Transient Response



CMOS Inverter test schematic

b) DC Response

$\gamma = \alpha_{nmos} \approx 0.1$
 $\gamma_{p-mos} \approx 0.1$




Tabulated Values of Delays and DC Operating Points :

Values of t_{phl} , t_{plh} and t_{pd} for different geometries

Width setting	MOSFET	Width	t_{phl} (ps)	t_{plh} (ps)	t_{pd} (ps)
$W_p = W_n$	pmos	2u	187.5	445.5	316.5
	nmos	2u			
$W_p = W_n / 2$	pmos	1u	177.8	657.1	417.45
	nmos	2u			
$W_p = 2 W_n$	pmos	4u	304.8	253.9	
	nmos	2u	203.0		

DC operating point values for different geometries

Width setting	MOSFET	Width	V_{in} (mV)	V_{out} (mV)
$W_p = W_n$	pmos	2u	755.1	755.1
	nmos	2u		
$W_p = W_n / 2$	pmos	1u	696.7	696.7
	nmos	2u		
$W_p = 2 W_n$	pmos	4u	828.4	828.4
	nmos	2u		




CMOS Inverter schematic


Table of components for building the schematic:

Library Name	Cell Name	Properties
gpk180	pmos	$W = 4u, L = 180n$
gpk180	nmos	$W = 2u, L = 180n$

1. b) Draw layout of inverter with $W_p/W_n = 40/20$, use optimum layout methods. Verify for DRS and LVS, extract parasitic and perform post layout simulations, compare the results of with pre-layout simulations. Record the observations.






CMOS Inverter symbol




CMOS Inverter test schematic

Table of components for building the test schematic:


Library Name	Cell Name	Properties
analogLib	Vpulse	V1 = 0, V2 = 1.8, Period = 20n, Rise time = 1n, Fall time = 1n, Pulse width = 10n
analogLib	Vdc	Vdc = 1.8
analogLib	.gnd	
analogLib	cap	0.1pF

Analog Simulation with spectre for inverter test schematic:*a) Transient Response**b) DC Response*





CMOS Inverter Layout

CMOS Inverter av_extracted view:



CMOS Inverter av_extracted view

Analog Simulation with spectre for inverter layout:*a) Transient Response**b) DC Response*


Tabulated Values of Delay:**Values of t_{phl} , t_{plh} and t_{pd} for $W_p/W_n = 40/20$**

	t_{phl} (ps)	t_{plh} (ps)	t_{pd} (ps)
CMOS Inverter Test Schematic	203.7	303.2	253.45
CMOS Inverter Layout	206.7	305.9	256.3

DC operating point values for $W_p/W_n = 40/20$

	V_{in} (mV)	V_{out} (mV)
CMOS Inverter Test Schematic	828.4	828.4
CMOS Inverter Layout	828.7	828.7


2. a) Capture the schematic of 2-input CMOS NAND gate having similar delay as that of CMOS inverter computed in experiment 1. Verify the functionality of NAND gate and also find out the delay t_d for all four possible combinations of input vectors. Tabulate the result. Increase the drive strength to 2X and 4X and tabulate the result.




Two Input CMOS NAND Gate schematic

Table of components for building the schematic:

Library Name	Cell Name	Properties
gpdk180	pmos	$W = W_p, L = 180n$
gpdk180	nmos	$W = W_n, L = 180n$



Two Input CMOS NAND Gate symbol




Two Input CMOS NAND Gate test schematic

Table of components for building the test schematic:

Library Name	Cell Name	Properties
analogLib	Vpulse	V1 = 0, V2 = 1.8, Period = 20n, Rise time = 1n, Fall time = 1n, Pulse width = 10n
analogLib	Vpulse	V1 = 0, V2 = 1.8, Period = 50n, Rise time = 1n, Fall time = 1n, Pulse width = 25n
analogLib	Vdc	Vdc = 1.8
analogLib	gnd	
analogLib	cap	-100pF 0.1 pF


Table of values to setup for different analysis:

Analysis Name	Settings	Properties
Transient	trans	Stop time = 50n, moderate

Analog Simulation with spectre for Two Input CMOS NAND Gate:*a) Transient Response***Tabulated Values of Delay:****Values of t_{phl} , t_{plh} and t_{pd} for different geometries**

MOSFET	Width	t_{phl} (ps)	t_{plh} (ps)	t_{pd} (ps)
pmos	4u	$337.1E-12$	$320.6E-12$	328.85
nmos	2u			
pmos	8u	$255.2E-12$	$241.1E-12$	337.25
nmos	4u			
pmos	16u	$210.2E-12$	$167.7E-12$	
nmos	8u			


2. b) Draw layout of NAND gate with $W_p/W_n = 40/20$, use optimum layout methods. Verify for DRS and LVS, extract parasitic and perform post layout simulations, compare the results of with pre-layout simulations. Record the observations.




Two Input CMOS NAND schematic

Table of components for building the schematic:

Library Name	Cell Name	Properties
gpdk180	pmos	$W = 4\mu, L = 180n$
gpdk180	nmos	$W = 2\mu, L = 180n$



Two Input CMOS NAND Gate symbol



Two Input CMOS NAND Gate test schematic

Table of components for building the test schematic:


Library Name	Cell Name	Properties
analogLib	Vpulse	V1 = 0, V2 = 1.8, Period = 20n, Rise time = 1n, Fall time = 1n, Pulse width = 10n
analogLib	Vpulse	V1 = 0, V2 = 1.8, Period = 50n, Rise time = 1n, Fall time = 1n, Pulse width = 25n
analogLib	Vdc	Vdc = 1.8
analogLib	gnd	
analogLib	cap	100p F

Table of values to setup for $W_p/W_n = 40/20$:


Analysis Name	Settings	Properties
Transient	trans	Stop time = 50n, moderate

Analog Simulation with spectre for Two Input CMOS NAND Gate test schematic:

a) Transient Response




Two Input CMOS NAND Gate Layout:



Two Input CMOS NAND Gate Layout


Two Input CMOS NAND Gate av_extracted view:



Two Input CMOS NAND Gate av_extracted view


Table of values to setup for $W_p/W_n = 40/20$:

Analysis Name	Settings	Properties
Transient	trans	Stop time = 50n, moderate

Analog Simulation with spectre for Two Input CMOS NAND Gate Layout:*a) Transient Response***Tabulated Values of Delay:****Values of t_{phl} , t_{plh} and t_{pd} for different geometries**

	t_{phl} (ps)	t_{plh} (ps)	t_{pd} (ps)
Two Input CMOS NAND Gate Test Schematic	337.1	320.6	328.85
Two Input CMOS NAND Gate Layout	345.9	329.6	337.25


3. a) Capture the schematic of Common Source Amplifier with PMOS Current Mirror load and find its transient response and AC response? Measure the Unity Gain Bandwidth (UGB), amplification factor by varying transistor geometries, study the impact of variation in width to UGB.
- b) Draw layout of common source amplifier, use optimum layout methods. Verify for DRS and LVS, extract parasitic and perform post layout simulations, compare the results of with pre-layout simulations. Record the observations.




Common Source Amplifier schematic

Table of components for building the schematic:

Library Name	Cell Name	Properties
gpdk180	pmos	W = 8.85u, L = 180n
gpdk180	nmos	W = 6u, L = 180n



Common Source Amplifier symbol




Common Source Amplifier test schematic

Table of components for building the test schematic:


Library Name	Cell Name	Properties
analogLib	Vdc	DC Voltage = 3.3 V (V_{dd})
analogLib	Vsin	AC Magnitude = 1 V, Amplitude = $10\frac{m}{m}$ V, Frequency
analogLib	Vdc	DC Voltage = 592 m V
analogLib	res	Resistance = 10 u Ohms
analogLib	idc	DC Current = 100 u A
analogLib	cap	500 f F

Table of values to setup for different analysis:


Analysis Name	Settings	Properties
Transient	trans	Stop time = 5m, moderate
DC	<u>DC Analysis</u>	Save DC Operating point
	<u>Sweep Variable Component Parameter</u>	Component Name = Select input signal component (Vpulse) Parameter Name = dc
	<u>Sweep Range Start – Stop</u>	Sweep Type = Linear Start = -5, Stop = 5. Step size = 10 m V
AC	<u>Sweep Range Start – Stop</u>	Sweep Type = Logarithm, Start = 10, Stop = 10G. Points Per Decade = 10


Analog Simulation with spectre for Common Source Amplifier:*a) Transient Response*

b) DC Response




c) AC Response








Common Source Amplifier Layout:




Common Source Amplifier Layout

Analog Simulation with spectre for Common Source Amplifier:**a) Transient Response****b) DC Response**

c) AC Response



d) AC Magnitude and Phase Response




Results:

Common Source Amplifier		
	Gain	UGB
Schematic	23.685	401.102
Layout	23.7195	395.704.

4. a) Capture schematic of two-stage operational amplifier and measure the following:
- UGB
 - dB bandwidth
 - Gain margin and phase margin with and without coupling capacitance
 - Use the op-amp in the inverting and non-inverting configuration and verify its functionality.
 - Study the UGB, 3dB bandwidth, gain and power requirement in op-amp by varying the stage wise transistor geometries and record the observation.


b) Draw layout of two-stage operational amplifier with minimum transistor width set to 300 (in 180/90/45 nm technology), choose appropriate transistor geometries as per the results obtained in 4. a. Use optimum layout methods. Verify for DRS and LVS, extract parasitic and perform post layout simulations, compare the results of with pre-layout simulations. Record the observations.




Operational Amplifier schematic

Table of components for building the schematic:

Library Name	Cell Name	Properties
gpdk180	pmos	W = 15u, L = 180n W = 50u, L = 180n
gpdk180	nmos	W = 3u, L = 180n W = 4.5u, L = 180n W = 7u, L = 180n



Operational Amplifier symbol




Operational Amplifier test schematic

Table of components for building the test schematic:


Library Name	Cell Name	Properties
analogLib	Vdc	DC Voltage = 2.5 V (V_{dd}) DC Voltage = -2.5 V (V_{ss})
analogLib	Vsin	AC Magnitude = 1 V, DC Voltage = 0 V, Offset Voltage = 0 V Amplitude = 5u V, Frequency = 1K Hz
analogLib	idc	DC Current = 30u A

Table of values to setup for different analysis:


Analysis Name	Settings	Properties
Transient	trans	Stop time = 5m, moderate
DC	DC Analysis	Save DC Operating point
	Sweep Variable Component Parameter	Component Name = Select input signal component (V_{pulse}) Parameter Name = dc
	Sweep Range Start – Stop	Start = -5, Stop = 5
	Sweep Range Start – Stop	Sweep Type = Automatic, Start = 100, Stop = 10G,

Analog Simulation with spectre for Operational Amplifier:**a) Transient Response**


b) DC Response




c) AC Response





d) AC Magnitude and Phase Response



Operational Amplifier Layout:




Operational Amplifier Layout


Analog Simulation with spectre for Operational Amplifier:**a) Transient Response****b) DC Response**

VLSI LABORATORY (18EC177)

c) AC Response



d) AC Magnitude and Phase Response



Results:

Two-stage Operational Amplifier		
Schematic	Gain	UGB
Layout	365.6 V	1.16859.6 MHz

1. Write verilog code for 32-bit ALU supporting four logical and four arithmetic operations, use case statement and if statement for ALU behavioral modeling.
 - a. Perform functional verification using test bench.
 - b. Synthesize the design targeting suitable library by setting area and timing constraints.
 - c. For various constraints set, tabulate the area, power and delay for the synthesized netlist.
 - d. Identify the critical path and set the constraints to obtain optimum gate level netlist with suitable constraints.


Compare the synthesize results of ALU modeled using if and case statements.

Tools required:

- Functional Simulation: Incisive Simulator (ncvlog, ncelab, ncsim)
- Synthesis: Genus

Arithmetic Logical Unit (ALU): ALU is the fundamental building block of the processor, which is responsible for carrying out the arithmetic and logical functions. ALU comprises of combinational logic that implements arithmetic operations such as addition, subtraction, multiplication, division etc., and logical operations such as AND, OR, NAND, NOR etc.. The ALU reads two input operands a and b . The operation to perform on these input operands is selected using control input sel . The ALU performs the selected operation on the input operands a and b and produces the output alu_out .

Arithmetic Logical Unit (ALU) block diagram:



Arithmetic Logical Unit (ALU) truth table:

a 32'h FEDCBA98	b 32'h 89ABCDEF	sel	operation	alu_out
		0	Addition	64'h 00000001_88888887
		1	Subtraction	64'h 00000000_7530ECA9
		2	Multiplication	64'h 890F2A50_AD05EBE8
		3	Division	64'h 00000000_00000001
		4	AND	64'h 00000000_88888888
		5	OR	64'h 00000000_FFFFFFFF
		6	XOR	64'h 00000000_77777777
		7	XNOR	64'h FFFFFFFF_88888888

a) 32-bit ALU using case statement:**Verilog code for 32-bit ALU using case statement:**

```

module alu (a, b, sel, alu_out);
input [31:0] a, b;
input [2:0] sel;
output reg [63:0] alu_out;
always @ (*)
begin
case (sel)
3'b000: alu_out = a + b;
3'b001: alu_out = a - b;
3'b010: alu_out = a * b;
3'b011: alu_out = a / b;
3'b100: alu_out = a & b;
3'b101: alu_out = a | b;
3'b110: alu_out = a ^ b;
3'b111: alu_out = ~(a ^ b);
default:::
endcase
end
endmodule

```

Testbench for 32-bit ALU using case statement:

```

module alu_test;
reg [31:0] a, b;
reg [2:0] sel;
wire [63:0] alu_out;

alu al (a, b, sel, alu_out);

initial
begin
a = 32'hFEDCBA98;
b = 32'h89ABCDEF;
sel = 3'b000;
$monitor ("a = 0x%0h b = 0x%0h sel = 0x%0h alu_out = 0x%0h", a, b, sel, alu_out);
#80; $finish;
end

always
#10 sel = sel + 3'b001;

endmodule

```

Creating an SDC File:

- In terminal type “gedit alu_top.sdc” to create an SDC file.

```

set_input_delay -max 0.2 [get_ports "a"]
set_input_delay -max 0.25 [get_ports "b"]
set_output_delay -max 0.2 [get_ports "alu_out"]

```

“Follow the same steps for synthesize”

Result:**Non-GL Lattice:**


```

0 = 0x00000000 b=0x00000000 pd=0x0
0 = " " b= " pd=0x1
q = " " b= " pd=0x2
alu.out = 0x108888ff
alu.out = 0x7f300000
alu.out = 0x890f2950
alu.out = 0x00000000
alu.out = 0x00000000
alu.out = 0x88888888
alu.out = 0xffff5555ff
alu.out = 0x77777777
alu.out = 0xffffffff
alu.out = 0xffffffff
    
```

Memory	0	0	0	0	0
regfile	0	0	0	0	0
Mem	0	0	0	0	0
loop	3.503e-06	9.8508e-03	2.735e-03	1.2592e-02	10%
clock	0	0	0	0	0
pd	0	0	0	0	0
pm	0	0	0	0	0

Glossary:Gates Report:

Inverter	260	1729.728	1.7
Logic	4473	100310.794	- 98.3
Physical cell	0	0	0.0

Area report:

alu 4733 102100 0 102100.5 none.

VISUALISATION (ISSN 1-77)



TANAKA, SHUNJI

202.3-24

VISSAYA (1,77)

4747

	Imposing constraint										
allow-out[0]	-	-	reg	arc	edge	all	found	bad	tiny	delay	obj.
			f	path	-	-	-	-	o	100	



alu al (a, b, sel, alu_out);

1. writing code for 32-bit ALU using if statement:

```

module alu(a, b, sel, alu_out);
  input [31:0] a, b;
  input [2:0] sel;
  output reg [31:0] alu_out;
  begin
    if(sel == 3'b000)
      alu_out = a + b;
    else if(sel == 3'b001)
      alu_out = a - b;
    else if(sel == 3'b010)
      alu_out = a * b;
    else if(sel == 3'b011)
      alu_out = a / b;
    else if(sel == 3'b100)
      alu_out = a & b;
    else if(sel == 3'b101)
      alu_out = a ^ b;
    else if(sel == 3'b110)
      alu_out = a >= b;
    else if(sel == 3'b111)
      alu_out = a <= b;
  end
endmodule

```

Result:

Non-GUI output:


a = 0xfedcba98	b = 0x89abcdef	sel = 0x0	alu_out = 0x188fffff
a = 11	b = 11	sel = 0x1	alu_out = 0x25decc09
a = 11	b = 11	sel = 0x2	alu_out = 0x2300f2050
a = 11	b = 11	sel = 0x3	alu_out = 0x105ebe8
a = 11	b = 11	sel = 0x4	alu_out = 0x983ff7f
a = 11	b = 11	sel = 0x5	alu_out = 0xfffffff
a = 11	b = 11	sel = 0x6	alu_out = 0x77777777
a = 11	b = 11	sel = 0x7	alu_out = 0xffffffff

Testbench for 32-bit ALU using if statement:

```

module alu_tb;
  reg [31:0] a, b;
  reg [2:0] sel;
  wire [31:0] alu_out;

```



Area report:


alu 4737 102093.87 0 102093.870 <100ns

Timing report:
 Timing flag All Edge all forward Read Trans Delayed Period
 alu->al0 - - - - - - - - 0 125.242

Power report:

memory	0	0	0	0	0
reg	0	0	0	0	0
full	0	0	0	0	0
logic	$3.50687e-06$	$9.839e-03$	$2.3592e-03$	$1.257e-02$	100
bbon	0	0	0	0	0
clock	0	0	0	0	0
pad	0	0	0	0	0
pn	0	0	0	0	0

Schematic:




Tools required:

- **Functional Simulation:** Incisive Simulator (ncvlog, ncelsab, ncsim)
- **Synthesis:** Genus

Full-Adder: Full Adder is the adder which adds three inputs and produces two outputs. The first two inputs are a and b and the third input is an input carry as cin . The output carry is designated as $cout$ and the normal output is sum.

Full-Adder block diagram:



Full-Adder truth table:

Inputs			Outputs	
a	b	cin	sum	cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


Compare the results of 32-bit ALU case statement and 32-bit ALU using if statement

VLSI LABORATORY (WBEC 1.77)

```
assign sum = a ^ b ^ cin;
assign cout = (a & b) | (cin & (a ^ b));
```

4-bit Full-Adder: Binary adders are implemented to add two binary numbers. So in order to add two 4-bit binary numbers, we will need to use 4 full-adders. The 4 full-adders are connected in cascade form. In this implementation, cout of each full-adder is connected to next cin.

4-bit Full-Adder Block diagram:



4-bit Full-Adder truth table:

Inputs		Outputs	
a	b	cin	sum
4'b0001	4'b1010		4'b1011
4'b1100	4'b1010	0	4'b1001
4'b0101	4'b1011		4'b0000
4'b1111	4'b1111		4'b1110
4'b0001	4'b1010		4'b1100
4'b1100	4'b1101	1	4'b1010
4'b0101	4'b1011	1	4'b0001
4'b1111	4'b1111	1	4'b1111

Verilog code for 1-bit full-adder:

```
module full_adder(a, b, cin, sum, cout);
    input a, b, cin;
    output sum, cout;
endmodule
```

Verilog code for 4-bit full-adder:

```
module four_bit_adder(a, b, cin, sum, cout);
    input [3:0] a, b;
    input cin;
    output [3:0] sum;
    output cout;
    wire c1, c2, c3;
```

```
full_adder fa0 (a[0], b[0], cin, sum[0], c1);
```

```
full_adder fa1 (a[1], b[1], c1, sum[1], c2);
```

```
full_adder fa2 (a[2], b[2], c2, sum[2], c3);
```

```
full_adder fa3 (a[3], b[3], c3, sum[3], cout);
```

```
endmodule
```

Test bench for 4-bit full-adder:

```
module test_adder;
    reg [3:0] a, b;
    reg cin;
    wire [3:0] sum;
    wire cout;
```

```
wire cout;
```

```
four_bit_adder f1 (a, b, cin, sum, cout);
```

```
initial
begin
```

VLSI LABORATORY (18EC177)

Result:

Non-GUI output:

```

smr = "time = %0d"; $time; "ns"; $a = %0d"; $b = %0d"; $c = %0d"; $sum = %0d";
$writ"; $sum; "cout = %0d"; cout;
#30 $finish;
end

initial
begin
    a = 4'b0011; b = 4'b0011; cin = 1'b0;
    #10: a = 4'b1011; b = 4'b1000; cin = 1'b1;
    #10: a = 4'b1111; b = 4'b1100; cin = 1'b1;
end
endmodule

```

Creating an SDC File:

> In terminal type "gredit adder_top.sdc" to create an SDC file.


```

set_input_delay_max 0.5[all_inputs]
set_output_delay_max 0.15[all_outputs]
set_input_transition 0.1 [all_inputs]
set_max_capacitance_2 [got_ports]

```

Power report:

full-adder	1	6.9.854	0	2.59.459	7.19
full-adder	2	49.896	0	6.9.854	..
full-adder	1	6.9.854	0	49.8885	..
full-adder	1	6.9.854	0	6.9.54	..
full-adder	1	6.9.854	0	6.9.54	..



Follow the same steps for synthesize


Logic
buffered
buffered

$1 \cdot 36 \times 10^{-8}$	8.37×10^{-6}	2.35×10^{-5}	3.19×10^{-5}	100	
8.37×10^{-6}	2.35×10^{-5}	3.19×10^{-5}	100		

Initial Report

Schematic:

$ADDXL$	3	29.593	f_{mc18}
$OAT2BBXL$	1	23.255	f_{mc18}
$XNOR2XL$	1	26.611	f_{mc18}



Timing report

Timing Point	flag	pk	Edge	cell	fanout	load	delay	pk
Cin	-	-	F	Arrival	1	6.8	100	0
f_a 0.972238016	-	-	R	$ADDXL$	3	11.9	162	5.40
f_a .1g ₃ -5.10717	-	-	R	$OAT2BBXL$	1	100.0	2721	15.90
sum[1]	-	-	P	$XNOR2XL$	-	-	0	26.30