

# Computer Architecture & Real-Time Operating System

## 6. Processor Architecture (1/2) (Instruction Set Architecture)


**Prof. Jong-Chan Kim**

**Dept. Automobile and IT Convergence**




# Types of Computer HW Architecture

- Microprocessor or CPU
  - Only computation
- Microcontroller or SoC
  - CPU + Memory + I/O + ...




## SoC (System on Chip)



## SBC (Single Board Computer)

# ECU HW Architecture

On-board Peripherals (or I/O Devices)    MCU (CPU + Memory + On-Chip Peripherals)




Wire Harness Connector

- GPIO
- ADC
- DAC
- RTC
- Timer
- UART
- ...

# Bus-based Computer Architecture

- System Bus
  - Connects CPU, Memory, and I/O Devices
  - Bus is a shared medium
  - Bus Bandwidth = Bus width X Bus clock speed
- System bus is similar to scoreboard
  - Everybody can see it at the same time
  - Synchronized by innings like CPU clocks

PITCHES HOME	BALL STRIKE OUT									PITCHES GUEST
41	3	0	2							48
VARSITY SCOREBOARDS										
	1	2	3	4	5	6	7	8	9	TOTAL
GUEST	0	0	1	0	0	0				1
HOME	0	0	4	0	1					5









# Inside a CPU

One of special-purpose registers

- PC (Program Counter)
  - Indicates the address of the next instruction
- ALU (Arithmetic Logic Unit)
  - Conducts arithmetic and logic operations
- Registers
  - General-purpose registers
    - Temporary storages
  - Special-purpose registers
    - Controllers



# Program Execution

- Set PC to the beginning instruction in memory
- CPU reads and executes the instruction at PC
- PC is incremented automatically

PC →

```
push    {r7}
sub     sp, sp, #12
add     r7, sp, #0
str     r0, [r7, #4]
ldr     r3, [r7, #4]
mul     r3, r3, r3
mov     r0, r3
adds    r7, r7, #12
mov     sp, r7
ldr     r7, [sp], #4
bx      lr
```

```
int square(int num) {
    return num * num;
}
```

Indicates the end  
of stack

SP →

High address

Stack  
(local)



Heap  
(dynamic)

BSS  
(uninitialized global)


Data  
(initialized global)

Text (Code)

Low address

# Registers

- Temporary storages **inside** CPU
  - Extremely fast compared to memory access
  - Very scarce (only limited number of registers)
- Some CPU registers have special functions
  - PC (Program Counter)
  - SP (Stack Pointer)
  - ...



# X86 and ARM Registers

- Different CPU architectures have different register sets

ARM	Description	x86
R0	General Purpose	EAX
R1-R5	General Purpose	EBX, ECX, EDX, ESI, EDI
R6-R10	General Purpose	–
R11 (FP)	Frame Pointer	EBP
R12	Intra Procedural Call	–
R13 (SP)	Stack Pointer	ESP
R14 (LR)	Link Register	–
R15 (PC)	<- Program Counter / Instruction Pointer ->	EIP
CPSR	Current Program State Register/Flags	EFLAGS



# Processor Architecture

- Instruction Set Architecture (ISA)
  - What CPU understands
- Microarchitecture
  - How CPU is designed


If you completely understand these books, you can be a human CPU



Books describing x86-64 ISA (2002)



Intel Core i7



AMD RYZEN

Understand X86-64 ISA



SAMSUNG Exynos





Qualcomm Snapdragon

Understand ARM ISA


# Instruction Set Architecture (ISA)

- The interface between HW and SW
  - Instructions
  - Registers
  - Memory access mode
  - Endianness (Little-endian, Big-endian, and Bi-endian)
  - ...
- Different compilers for various ISAs
  - Same C code, but different instructions
  - Compiler developers should understand ISAs completely
  - Host computer's ISA has nothing to do with the target ISA
  - Cross compilation
    - Host ISA  $\neq$  target ISA



Different EXEs for different ISAs

# Compilers for Different ISAs



# Installing ARM Compiler

## # install

```
$ sudo apt update
```

```
$ sudo apt install gcc-arm-none-eabi
```

## # compile

```
$ arm-none-eabi-gcc -c hello.c
```

```
$ arm-none-eabi-objdump -D hello.o
```

```
$ arm-none-eabi-gcc --specs=nosys.specs -o prog hello.o
```

# Compiler Explorer

Select a Target ISA

Compiler Explorer

godbolt.org

COMPILER EXPLORER

Add... More

Support Compiler Explorer on [Patreon!](#)

Sponsors

el. PC-lint Solid Sands

Share Other Policies

C++ source #1

Save/Load Add new... Vim CppInsights Quick-bench

C++

1 // Type your code here, or load an example.

2 int square(int num) {

3 return num \* num;

4 }

x86-64 gcc 10.2 (Editor #1, Compiler #1) C++

x86-64 gcc 10.2

Compiler options...

Output... Filter... Libraries Add new... Add tool...

1 square(int):

2 push rbp

3 mov rbp, rsp

4 mov DWORD PTR [rbp-4], edi

5 mov eax, DWORD PTR [rbp-4]

6 imul eax, eax

7 pop rbp

8 ret

Output (0/0) x86-64 gcc 10.2 - 290ms (2700B) ~167 lines filtered

Read the new cookie policy

Compiler Explorer uses cookies and other related techs to serve you

Consent

Don't consent


C Source Code

Target Machine Instructions




# Microarchitecture

- Chip-level Design
  - Cache
  - Pipelining
  - Out-of-order execution
  - ...




Intel Core i7 (Nehalem) die




Microarchitecture of a processor core

# Father of Modern Computer Architecture

- John Von Neumann (1903 ~ 1957)
  - Hungarian-american genius
  - Search “야공만 폰노이만”
- First Draft of a Report on the EDVAC (1945)
  - Stored program concept
  - Instructions and data in the same memory




Von Neumann



Von Neumann Architecture


# Von Neumann vs Havard Architecture

Von Neumann  
Architecture



- Named after John Von Neumann
- One memory for both instructions and data
- No simultaneous accesses to instructions and data
- Bottleneck between CPU and memory

Havard  
Architecture






- Named after Havard Mark I computer
- Two separate memories for instructions and data
- Simultaneous accesses to instructions and data
- Less bottleneck between CPU and memory

Modern processors have unified memory but separate data path by separate instruction and data caches, which is a combination of Von Neumann and Havard architectures.

# Two Competing Paradigms when Designing ISAs

- CISC (Complex Instruction Set Architecture)
  - X86 is a typical example
- RISC (Reduced Instruction Set Architecture)
  - ARM and MIPS are typical examples
- Birth of RISC
  - MIPS R2000 was the first commercial RISC CPU (1986)



# Basic Ideas behind RISC

- CISC has so many instructions people have requested
- People no longer use machine languages
- Instead, compilers generate machine codes
- Then why do we need so many kinds of instructions?
- Let's provide fewer instructions that are simple yet fast and emulate complex instructions by combining those instructions




# CISC and RISC Comparison

CISC	RISC
<ul style="list-style-type: none"><li>• Large number of instructions</li></ul>	<ul style="list-style-type: none"><li>• Small number of instructions</li></ul>
<ul style="list-style-type: none"><li>• Instruction length is variable</li></ul>	<ul style="list-style-type: none"><li>• Instruction length is fixed</li></ul>
<ul style="list-style-type: none"><li>• More cycles per instruction</li></ul>	<ul style="list-style-type: none"><li>• Less cycles per instruction</li></ul>
<ul style="list-style-type: none"><li>• Hardware is complex</li></ul>	<ul style="list-style-type: none"><li>• Compiler is complex</li></ul>
<ul style="list-style-type: none"><li>• Smaller Code Size</li></ul>	<ul style="list-style-type: none"><li>• Larger Code Size</li></ul>
<ul style="list-style-type: none"><li>• Minimize the number of instructions per program</li><li>• With increased number of cycles per instruction</li></ul>	<ul style="list-style-type: none"><li>• Reduce the number of cycles per instruction</li><li>• With increased number instructions per program</li></ul>

# Two Memory Access Models

## CISC

- Register-memory architecture
  - Operations can be performed on (or) from memory as well as registers



Register-memory architecture

## RISC

Also called register-register architecture

- Load-store architecture
  - Operations can be performed only on (or) from registers
  - Three steps (Load; Do; Store)
    - Load values from memory to registers
    - Do an operation with registers
    - Store values from registers to memory

The diagram illustrates the translation of a CISC instruction `c = a + b;` into assembly for a Load-store architecture. A blue arrow points from the high-level instruction to a sequence of four assembly instructions: `ldr r4, [r1]`, `ldr r5, [r2]`, `add r6, r4, r5`, and `str r6, [r3]`. These instructions load the values of `a` and `b` into registers, perform the addition, and then store the result back to memory.

Load-store architecture

- The addresses of `a`, `b`, and `c` are stored in `r1`, `r2`, and `r3`, respectively
- `[]` means memory dereferencing (just like pointer dereferencing)

# Program Execution Time

Execution Time

CPU Clock Speed

- RISC reduces
- CISC increases

- RISC increases
- CISC reduces

$$\frac{\text{seconds}}{\text{program}} = \frac{\text{seconds}}{\text{cycle}} \times \frac{\text{cycles}}{\text{instruction}} \times \frac{\text{instructions}}{\text{program}}$$

# Summary

- Instruction Set Architecture
- Von Neumann Architecture vs Harvard Architecture
- CISC Architecture vs RISC Architecture