Computer Architecture & Real-Time Operating System

10. I/O Devices

Prof. Jong-Chan Kim


Dept. Automobile and IT Convergence



Peripheral Devices for PC



On-Chip and On-Board Peripherals for ECU



Engine Sensors and Actuators



Accelerator Pedal Position Sensor



Throttle Position Sensor (TPS)



Throttle body + Motor + TPS



Crankshaft Position Sensor




Fuel Injector




Spark Plug

System Bus and I/O Devices

- I/O devices are just like memory from the perspective of CPU
- Memory-mapped I/O: device registers are mapped in address space



Internal Bus vs External Bus




Memory-Mapped I/O vs. Port-Mapped I/O

- Memory-Mapped I/O
 - Device registers are mapped in the address space
 - Variables and device registers are accessed in the same way (i.e., pointers)
- Port-Mapped I/O (or Isolated I/O)
 - Device registers exist in a separated (isolated) I/O space
 - Dedicated instructions for reading and writing the I/O space
 - Can have extra pins and isolated I/O buses directly connected to CPU
 - Almost deprecated (rarely seen only in old I/O devices with Intel CPUs)

Port-Mapped I/O Example

```
static inline uint8_t inb(uint16_t port)
    uint8 t ret;
    asm volatile ( "inb %1, %0"
                   : "=a"(ret)
                   : "Nd"(port) );
    return ret;
static inline void outb(uint16_t port, uint8_t val)
    asm volatile ( "outb %0, %1" : : "a"(val), "Nd"(port) );
```


Memory-mapped I/O Example



```
Table 19-5
                           Registers Address Space - MultiCAN Kernel Registers
u32 t data;
                 Module
                            Base Address
                                            End Address
                                                               Note
                                            F000 7FFF<sub>H</sub>
                           F000 4000
/* read */
#define CAN 0xF0004000
data = *(volatile u32 t *)(CAN + 0x1000 + 1 * 0x20 + 0x10);
/* write */
*(volatile u32 t *)(CAN + 0x1000 + 1 * 0x20 + 0x10) = data;
/** \\brief CAN object */
                             Structure representing the memory map
typedef volatile struct _Ifx_CAN
  Ifx_CAN_CLC
               CLC;
                                  /**< \brief 0, CAN Clock Control Register */
  unsigned char reserved_4[4];
                                  /**< \brief 4, \internal Reserved */
```

```
Ifx_CAN_ID
                                          /**< \brief 8, Module Identification Register */
 Ifx_CAN_FDR
                                          /**< \brief C, CAN Fractional Divider Register */
                 FDR;
 unsigned char reserved_10[216];
                                          /**< \brief 10, \internal Reserved */</pre>
 Ifx_CAN_OCS
                                          /**< \brief E8, OCDS Control and Status */
                  ocs;
 Ifx_CAN_KRSTCLR KRSTCLR;
                                          /**< \brief EC, Kernel Reset Status Clear Register */
 Ifx CAN KRST1 KRST1:
                                          /**< \brief F0, Kernel Reset Register 1 */
 Ifx_CAN_KRST0
                                          /**< \brief F4, Kernel Reset Register 0 */
 Ifx_CAN_ACCEN1 ACCEN1;
                                          /**< \brief F8, Access Enable Register 1 */
                                          /**< \brief FC, Access Enable Register 0 */
 Ifx_CAN_ACCEN0 ACCEN0;
 Ifx_CAN_LIST
                 LIST[16];
                                          /**< \brief 100, List Register */
                 MSPND[8];
 Ifx_CAN_MSPND
                                          /**< \brief 140, Message Pending Register */
 unsigned char reserved_160[32];
                                          /**< \brief 160, \internal Reserved */
                 MSID[8];
                                          /**< \brief 180, Message Index Register */
 Ifx_CAN_MSID
                                          /**< \brief 1A0, \internal Reserved */
 unsigned char reserved_1A0[32];
 Ifx_CAN_MSIMASK MSIMASK;
                                          /**< \brief 1C0, Message Index Mask Register */
                                         /**< \brief 1C4, Panel Control Register */
 Ifx_CAN_PANCTR PANCTR;
 Ifx_CAN_MCR
                 MCR;
                                          /**< \brief 1C8, Module Control Register */
                                          /**< \brief 1CC, Module Interrupt Trigger Register */
 Ifx_CAN_MITR
                 MITR;
                                          /**< \brief 1D0, Measure Control Register */
 Ifx_CAN_MECR
                 MECR:
                                          /**< \brief 1D4, Measure Status Register */
 Ifx_CAN_MESTAT MESTAT;
 unsigned char reserved_1D8[40];
                                          /**< \brief 1D8, \internal Reserved */
                                          /**< \brief 200, Node object */
 Ifx_CAN_N
                  N[<mark>4</mark>];
                                          /**< \brief 600, \internal Reserved */</pre>
 unsigned char reserved_600[2560];
 Ifx_CAN_MO
                  MO[256];
                                          /**< \brief 1000, Message objects */
 unsigned char reserved_3000[4096];
                                          /**< \brief 3000, \internal Reserved */
Ifx_CAN;
```

Memory-mapped I/O Example



Field	Bits	Type	Description
PANCMD	[7:0] • r: read • w: write • h: hard	-	Panel Command This bit field is used to start a new command by writing a panel command code into it. At the end of a panel command, the NOP (no operation) command code is automatically written into PANCMD. The coding of PANCMD is defined in Table 19-7.
BUSY	8	rh	Panel Busy Flag 0 _B Panel has finished command and is ready to accept a new command. 1 _B Panel operation is in progress.
RBUSY	9	rh	Result Busy Flag 0 _B No update of PANAR1 and PANAR2 is scheduled by the list controller. 1 _B A list command is running (BUSY = 1) that will write results to PANAR1 and PANAR2, but the results are not yet available.
PANAR1	[23:16]	rwh	Panel Argument 1 See Table 19-7.
PANAR2	[31:24]	rwh	Panel Argument 2 See Table 19-7.
0	[15:10]	r	Reserved Read as 0; should be written with 0.


```
typedef struct _Ifx_CAN_PANCTR_Bits
    unsigned int PANCMD : 8;
                                              /**< \brief [7:0] Panel Command (rwh) */
    unsigned int BUSY : 1;
                                              /**< \brief [8:8] Panel Busy Flag (rh) */
                                              /**< \brief [9:9] Result Busy Flag (rh) */
    unsigned int RBUSY : 1;
                                              /**< \brief \internal Reserved */</pre>
    unsigned int reserved_10 : 6;
    unsigned int PANAR1 : 8;
                                              /**< \brief [23:16] Panel Argument 1 (rwh) */
    unsigned int PANAR2 : 8;
                                              /**< \brief [31:24] Panel Argument 2 (rwh) */
} Ifx_CAN_PANCTR_Bits;
typedef union
    unsigned int
    signed int
                          I;
    Ifx_CAN_MO_DATAH_Bits B;
} Ifx_CAN_MO_DATAH;
```

```
#define CAN ((Ifx_CAN *) 0xF0004000)


CAN->PANCTR.U = 0x10101010; /* accessing the whole content */
CAN->PANCTR.B.PANCMD = 0x11; /* accessing a certain field */
```

Volatile Keyword

- Always use the volatile keyword when accessing device registers
- Volatile tells the compiler "do not use any optimization techniques"
 - What if reading a device register multiple times in a function?
 - What if writing to a device register multiple times in a function?



What will happen without volatile?



Polling vs. Interrupt

- Polling
 - CPU is always busy
 - No hardware support


- Interrupt
 - CPU is not busy
 - Interrupt service routine (or interrupt handler)
 - Interrupt vector table

```
Rising edge
(Press button)
Falling edge
(Release button)
```

```
while (1) {
    b = read_button_register;
    if (b == pushed) {
        break;
    }
}
turn_on_led;
```


```
ISR(button_isr)
{
    turn_on_led;
}
```

Memcpy vs. DMA (Direct Memory Access)



• DMA

- CPU request DMA to DMA controller
- DMA controller copy from device to mem
- DMA controller notify completion to CPU



Summary

- Memory-mapped I/O vs. Port-mapped I/O
- Polling vs. Interrupt
- Memcpy vs. DMA