

Computer Architecture & Real-Time Operating System

10. I/O Devices

Prof. Jong-Chan Kim

Dept. Automobile and IT Convergence



국민대학교
KOOKMIN UNIVERSITY


Peripheral Devices for PC



On-Chip and On-Board Peripherals for ECU

Application-Specific
On-Board Peripherals

MCU (CPU + Memory + On-Chip Peripherals)



- GPIO
- ADC
- DAC
- Timer
- UART
- SPI
- I2C
- ...

ECU Connector to Sensors and Actuators

Engine Sensors and Actuators



Accelerator Pedal
Position Sensor




Throttle Position
Sensor (TPS)



Throttle body + Motor + TPS



Crankshaft Position
Sensor




Fuel Injector






Spark Plug

System Bus and I/O Devices

- I/O devices are just like memory from the perspective of CPU
- Memory-mapped I/O: device registers are mapped in address space



Internal Bus vs External Bus



PCI Bus

Memory-Mapped I/O vs. Port-Mapped I/O

- Memory-Mapped I/O
 - Device registers are mapped in the address space
 - Variables and device registers are accessed in the same way (i.e., pointers)
- Port-Mapped I/O (or Isolated I/O)
 - Device registers exist in a separated (isolated) I/O space
 - Dedicated instructions for reading and writing the I/O space
 - Can have extra pins and isolated I/O buses directly connected to CPU
 - Almost deprecated (rarely seen only in old I/O devices with Intel CPUs)

Port-Mapped I/O Example

```
static inline uint8_t inb(uint16_t port)
{
    uint8_t ret;
    asm volatile ( "inb %1, %0"
                  : "=a"(ret)
                  : "Nd"(port) );
    return ret;
}

static inline void outb(uint16_t port, uint8_t val)
{
    asm volatile ( "outb %0, %1" : : "a"(val), "Nd"(port) );
}
```


Memory-mapped I/O Example




Table 19-5 Registers Address Space - MultiCAN Kernel Registers

Module	Base Address	End Address	Note
CAN	F000 4000 _H	F000 7FFF _H	-

u32_t data;

/* read */

#define CAN 0xF0004000

data = *(volatile u32_t *) (CAN + 0x1000 + 1 * 0x20 + 0x10);

/* write */

*(volatile u32_t *) (CAN + 0x1000 + 1 * 0x20 + 0x10) = data;

MO_{BASE}


Structure representing the memory map

```

/** \brief CAN object */
typedef volatile struct _Ifx_CAN
{
    Ifx_CAN_CLC    CLC;
    unsigned char reserved_4[4];
    Ifx_CAN_ID     ID;
    Ifx_CAN_FDR    FDR;
    unsigned char reserved_10[216];
    Ifx_CAN_OCS    OCS;
    Ifx_CAN_KRSTCLR KRSTCLR;
    Ifx_CAN_KRST1  KRST1;
    Ifx_CAN_KRST0  KRST0;
    Ifx_CAN_ACCEN1 ACCEN1;
    Ifx_CAN_ACCEN0 ACCEN0;
    Ifx_CAN_LIST   LIST[16];
    Ifx_CAN_MSPND  MSPND[8];
    unsigned char reserved_160[32];
    Ifx_CAN_MSID   MSID[8];
    unsigned char reserved_1A0[32];
    Ifx_CAN_MSIMASK MSIMASK;
    Ifx_CAN_PANCTR PANCTR;
    Ifx_CAN_MCR    MCR;
    Ifx_CAN_MITR   MITR;
    Ifx_CAN_MECCR  MECCR;
    Ifx_CAN_MESTAT MESTAT;
    unsigned char reserved_1D8[40];
    Ifx_CAN_N      N[4];
    unsigned char reserved_600[2560];
    Ifx_CAN_MO     MO[256];
    unsigned char reserved_3000[4096];
} Ifx_CAN;
    
```

Figure 19-23 MultiCAN Register Address Map

Memory-mapped I/O Example



Field	Bits	Type	Description
PANCMD	[7:0]	rwh	Panel Command This bit field is used to start a new command by writing a panel command code into it. At the end of a panel command, the NOP (no operation) command code is automatically written into PANCMD. The coding of PANCMD is defined in Table 19-7 .
BUSY	8	rh	Panel Busy Flag 0 _B Panel has finished command and is ready to accept a new command. 1 _B Panel operation is in progress.
RBUSY	9	rh	Result Busy Flag 0 _B No update of PANAR1 and PANAR2 is scheduled by the list controller. 1 _B A list command is running (BUSY = 1) that will write results to PANAR1 and PANAR2, but the results are not yet available.
PANAR1	[23:16]	rwh	Panel Argument 1 See Table 19-7 .
PANAR2	[31:24]	rwh	Panel Argument 2 See Table 19-7 .
0	[15:10]	r	Reserved Read as 0; should be written with 0.

- r: read
- w: write
- h: hardware

```
typedef struct _Ifx_CAN_PANCTR_Bits
{
    unsigned int PANCMD : 8;           /**< \brief [7:0] Panel Command (rwh) */
    unsigned int BUSY : 1;             /**< \brief [8:8] Panel Busy Flag (rh) */
    unsigned int RBUSY : 1;            /**< \brief [9:9] Result Busy Flag (rh) */
    unsigned int reserved_10 : 6;      /**< \brief \internal Reserved */
    unsigned int PANAR1 : 8;           /**< \brief [23:16] Panel Argument 1 (rwh) */
    unsigned int PANAR2 : 8;           /**< \brief [31:24] Panel Argument 2 (rwh) */
} Ifx_CAN_PANCTR_Bits;

typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CAN_MO_DATAH_Bits B;
} Ifx_CAN_MO_DATAH;
```

```
#define CAN ((Ifx_CAN *) 0xF0004000)
```

```
CAN->PANCTR.U = 0x10101010; /* accessing the whole content */
CAN->PANCTR.B.PANCMD = 0x11; /* accessing a certain field */
```


Volatile Keyword

- Always use the volatile keyword when accessing device registers
- Volatile tells the compiler “do not use any optimization techniques”
 - What if reading a device register multiple times in a function?
 - What if writing to a device register multiple times in a function?

Without volatile

With volatile


Apply maximum optimizations



The screenshot shows the Compiler Explorer interface with the C++ source code on the left and the ARM gcc trunk (linux) assembly output on the right. The source code is a function that writes to memory location 100 three times and then reads it. The assembly output shows that the compiler has optimized the code, resulting in only one write operation (str r0, [r3, #100]) and one read operation (ldr r0, [r3, #100]) being performed, with the intermediate writes being eliminated.

```
1 unsigned long function(void)
2 {
3     *(unsigned long *)100 = 111;
4     *(unsigned long *)100 = 112;
5     *(unsigned long *)100 = 113;
6     return *(unsigned long *)100;
7 }
8
```

```
1 function():
2     movs    r3, #0
3     movs    r0, #113
4     str     r0, [r3, #100]
5     bx      lr
```




The screenshot shows the Compiler Explorer interface with the C++ source code on the left and the ARM gcc trunk (linux) assembly output on the right. The source code is the same as the previous one, but the memory locations are marked as volatile. The assembly output shows that the compiler has not optimized the code, resulting in three separate write operations (str r0, [r3, #100]) and one read operation (ldr r0, [r3, #100]) being performed, as the compiler must respect the volatile nature of the memory.

```
1 unsigned long function(void)
2 {
3     *(volatile unsigned long *)100 = 111;
4     *(volatile unsigned long *)100 = 112;
5     *(volatile unsigned long *)100 = 113;
6     return *(volatile unsigned long *)100;
7 }
8
```

```
1 function():
2     movs    r3, #0
3     movs    r0, #111
4     movs    r1, #112
5     movs    r2, #113
6     str     r0, [r3, #100]
7     str     r1, [r3, #100]
8     str     r2, [r3, #100]
9     ldr     r0, [r3, #100]
10    bx      lr
```

What will happen without volatile?



The screenshot shows the Compiler Explorer interface on godbolt.org. The left pane displays C++ source code for a function named `function(void)`. The right pane shows the corresponding ARM assembly code generated by the ARM gcc trunk (linux) compiler at -O3 optimization level.

C++ Source Code:

```
1 unsigned long function(void)
2 {
3     unsigned long a;
4     a = *(volatile unsigned long *) (100);
5     a = *(volatile unsigned long *) (100);
6     a = *(volatile unsigned long *) (100);
7     return a;
8 }
9
```

ARM Assembly Code:

```
1 function():
2     movs    r3, #0
3     ldr     r2, [r3, #100]
4     ldr     r2, [r3, #100]
5     ldr     r0, [r3, #100]
6     bx     lr
```

The assembly code shows that the compiler has optimized the three identical memory access operations into a single `ldr` instruction, followed by a `bx lr` instruction to return. This demonstrates that without the `volatile` keyword, the compiler is unaware of the side effects of the memory access and can perform aggressive optimizations that change the program's behavior.

At the bottom of the interface, there is a cookie policy notice: "Read the new cookie policy Compiler Explorer uses cookies and other related techs to serve you". To the right of this notice are two buttons: "Don't consent" and "Consent".


Polling vs. Interrupt

- Polling

- CPU is always busy
- No hardware support

- Interrupt

- CPU is not busy
- Interrupt service routine (or interrupt handler)
- Interrupt vector table




```
while (1) {  
    b = read_button_register;  
    if (b == pushed) {  
        break;  
    }  
}  
turn_on_led;
```

```
ISR(button_isr)  
{  
    turn_on_led;  
}
```

Memcpy vs. DMA (Direct Memory Access)


- Memcpy

- Load from device to register
 - Store from register to memory
- } Loop



- DMA

- CPU request DMA to DMA controller
- DMA controller copy from device to mem
- DMA controller notify completion to CPU



Summary

- Memory-mapped I/O vs. Port-mapped I/O
- Polling vs. Interrupt
- Memcpy vs. DMA