#### **Computer Architecture & Real-Time Operating System**

# 6. Processor Architecture (1/2)

(Instruction Set Architecture)


**Prof. Jong-Chan Kim** 


**Dept. Automobile and IT Convergence** 



#### **Types of Computer HW Architecture**

- Microprocessor or CPU
  - Only computation
- Microcontroller or SoC
  - -CPU + Memory + I/O + ...






SBC (Single Board Computer)

#### **ECU HW Architecture**

On-board Peripherals (or I/O Devices) MCU (CPU + Memory + On-Chip Peripherals)




- GPIO
- ADC
- DAC
- RTC
- Timer
- UART
- •

### **Bus-based Computer Architecture**

- System Bus
  - Connects CPU, Memory, and I/O Devices
  - Bus is a shared medium
  - Bus Bandwidth = Bus width X Bus clock speed
- System bus is similar to scoreboard
  - Everybody can see it at the same time
  - Synchronized by innings like CPU clocks







#### **Inside a CPU**

One of specialpurpose registers

- PC (Program Counter)
  - Indicates the address of the next instruction
- ALU (Arithmetic Logic Unit)
  - Conducts arithmetic and logic operations
- Registers
  - General-purpose registers
    - Temporary storages
  - Special-purpose registers
    - Controllers



#### High address



Low address

### **Program Execution**

int square(int num) {

return num \* num;

- Set PC to the beginning instruction in memory
- CPU reads and executes the instruction at PC

PC

push

sub

add

str

mul

mov

adds

mov

ldr

bx

ldr

{r7}

sp, sp, #12

r0, [r7, #4]

r3, [r7, #4]

r7, sp, #0

r3, r3, r3

r7, r7, #12


r7, [sp], #4

r0, r3

sp, r7

1r

PC is incremented automatically



Indicates the end


of stack

Low address

### Registers


- Temporary storages inside CPU
  - Extremely fast compared to memory access
  - Very scarce (only limited number of registers)
- Some CPU registers have special functions
  - PC (Program Counter)
  - SP (Stack Pointer)

**–** ...



### X86 and ARM Registers


Different CPU architectures have different register sets




https://azeria-labs.com/arm-data-types-and-registers-part-2/


#### **Processor Architecture**

- Instruction Set Architecture (ISA)
  - What CPU understands
- Microarchitecture
  - How CPU is designed




Books describing x86-64 ISA (2002)






## **Instruction Set Architecture (ISA)**

- The interface between HW and SW
  - Instructions
  - Registers
  - Memory access mode
  - Endianness (Little-endian, Big-endian, and Bi-endian)
  - **—** ...
- Different compilers for various ISAs
  - Same C code, but different instructions
  - Compiler developers should understand ISAs completely
  - Host computer's ISA has nothing to do with the target ISA
  - Cross compilation
    - Host ISA ≠ target ISA



### **Compilers for Different ISAs**



X86 assembly instructions


ARM assembly instructions

### **Installing ARM Compiler**

```
# install
$ sudo apt update
$ sudo apt install gcc-arm-none-eabi

# compile
$ arm-none-eabi-gcc -c hello.c
$ arm-none-eabi-objdump -D hello.o
$ arm-none-eabi-gcc --specs=nosys.specs -o prog hello.o
```


# **Compiler Explorer**




#### **Microarchitecture**

- Chip-level Design
  - Cache
  - Pipelining
  - Out-of-order execution

**—** ...



Intel Core i7 (Nehalem) die




Microarchitecture of a processor core


### **Father of Modern Computer Architecture**

- John Von Neumann (1903 ~ 1957)
  - Hungarian-american genius
  - Search "야공만 폰노이만"

- First Draft of a Report on the EDVAC (1945)
  - Stored program concept
  - Instructions and data in the same memory



Von Neumann



Von Neumann Architecture

#### Von Neumann vs Havard Architecture

Von Neumann
Architecture

CPU

Instruction/
Data
Memory

Havard
Architecture

Instruction
Memory

CPU

Data
Memory

- Named after John Von Neumann
- One memory for both instructions and data
- No simultaneous accesses to instructions and data
- Bottleneck between CPU and memory


- Named after Havard Mark I computer
- Two separate memories for instructions and data
- Simultaneous accesses to instructions and data
- Less bottleneck between CPU and memory

Modern processors have unified memory but separate data path by separate instruction and data caches, which is a combination of Von Neumann and Havard architectures.


## Two Competing Paradigms when Designing ISAs

- CISC (Complex Instruction Set Architecture)
  - X86 is a typical example
- RISC (Reduced Instruction Set Architecture)
  - ARM and MIPS are typical examples
- Birth of RISC
  - MIPS R2000 was the first commercial RISC CPU (1986)









#### **Basic Ideas behind RISC**

- CISC has so many instructions people have requested
- People no longer use machine languages
- Instead, compilers generate machine codes
- Then why do we need so many kinds of instructions?
- Let's provide fewer instructions that are simple yet fast and emulate complex instructions by combining those instructions

## **CISC and RISC Comparison**

CISC	RISC
<ul> <li>Large number of instructions</li> </ul>	Small number of instructions
<ul> <li>Instruction length is variable</li> </ul>	Instruction length is fixed
<ul> <li>More cycles per instruction</li> </ul>	<ul> <li>Less cycles per instruction</li> </ul>
<ul> <li>Hardware is complex</li> </ul>	Compiler is complex
Smaller Code Size	Larger Code Size
<ul> <li>Minimize the number of instructions per program</li> <li>With increased number of cycles per instruction</li> </ul>	<ul> <li>Reduce the number of cycles per instruction</li> <li>With increased number instructions per program</li> </ul>

#### **Two Memory Access Models**

**CISC** 

#### **RISC**

Also called registerregister architecture

- Register-memory architecture
  - Operations can be performed on (or) from memory as well as registers

```
c = a + b;

add [r3], [r1], [r2]

ldr r4, [r1]
 ldr r5, [r2]
 add r6, r4, r5
 str r6, [r3]
```


Register-memory architecture

Load-store architecture

- Load-store architecture
  - Operations can be performed only on (or) from registers
  - Three steps (Load; Do; Store)
    - Load values from memory to registers
    - Do an operation with registers
    - Store values from registers to memory

- The addresses of a, b, and c are stored in r1, r2, and r3, respectively
- [] means memory dereferencing (just like pointer dereferencing)

### **Program Execution Time**



### **Summary**

- Instruction Set Architecture
- Von Neumann Architecture vs Havard Architecture
- CISC Architecture vs RISC Architecture