
bufin
PROC $5
shiftregshiftreg.sv:17.5-26.8
6:0 - 7:1
0:0 - 0:0
clk
bitin
clk
enable
in
reset
buffer
dreg
out
benable
clk
enable
reset
timer
counter
count
count
A
B
$4
$eq
Y
3'111
done
7:7 - 0:0
bufout
6:0 - 7:1
0 -> 0:0
PROC $6
shiftregshiftreg.sv:29.5-47.8
bitout
sampleout
7:7 - 0:0
6:0 - 7:1
0 -> 0:0
enable
reset

shiftreg