# All-Oxide Thin-Film Transistors for Low-Voltage-Operation Circuits

Sunbin Deng<sup>1</sup>, Rongsheng Chen<sup>1,2</sup>, Yuming Xu<sup>2</sup>, Wei Zhong<sup>2</sup>, Shou-Cheng Dong<sup>1,3</sup>, Guijun Li<sup>1,4</sup>, Meng Zhang<sup>1,5</sup>, Fion Sze Yan Yeung<sup>1</sup>, Man Wong<sup>1</sup>, Hoi-Sing Kwok<sup>1</sup>

<sup>1</sup>State Key Laboratory of Advanced Displays and Optoelectronics Technologies, Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong SAR 

<sup>2</sup>School of Microelectronics, South China University of Technology, Guangzhou, China 

<sup>3</sup>Institute for Advanced Study, The Hong Kong University of Science and Technology, Hong Kong SAR 

<sup>4</sup>College of physics and Optoelectronic Engineering, Shenzhen University, Shenzhen, China 

<sup>5</sup>Institute of Microscale Optoelectronics, Shenzhen University, Shenzhen, China

#### **Abstract**

This work reports fully transparent all-oxide thin-film transistors (TFTs) and circuits with high electrical performance under a one-volt operation. By configuring a high oxygen partial pressure ratio in the deposition of indium-tin oxide (ITO) source/drain (S/D) pads, non-ohmic S/D contacts were formed to regulate a noise-level off-state current and a nearly-zero turn-on voltage for the devices. Depending on different post-annealing time, the one-volt operation was realized in both normally-on and normally-off TFTs. Among various unipolar-TFT-based inverters, the one composed of the normally-off devices exhibited a record small power-delay product of ~0.35 pJ. These results are applicable to the development of energy-efficient wearable electronics.

# **Author Keywords**

All-oxide; thin-film transistor; inverter; source/drain contact; post-annealing; low-voltage operation.

#### 1. Introduction


Apple Watch Series 4 was equipped with a low-temperature polycrystalline silicon and oxide (LTPO) thin-film transistor (TFT) backplane, which can be driven with a refresh rate as low as 1 Hz [1]. The extension of battery life strongly indicates a great potential of metal oxide (MO) TFT technology in energy-efficient applications. To facilitate the further development of wearable electronics, MO TFTs already having an extremely low off-state current ( $I_{\rm off}$ ) should be also compatible with a low-voltage operation mode because static power consumption ( $P_{\rm static}$ ) and dynamic power consumption ( $P_{\rm dynamic}$ ) of circuits are proportional to supply voltage ( $V_{\rm dd}$ ) and its square ( $V_{\rm dd}^2$ ), respectively. However, to date, only a small number of MO TFTs are possible to exhibit a sufficiently high on/off ratio (i.e.,  $\geq 10^5$ ) at a low  $V_{\rm dd}$  (e.g., 1 volt).

To support the low-voltage operation of MO TFTs, many efforts to boost areal gate insulator capacitance ( $C_{ox}$ ) have been made. The common methods are to adopt high-k gate insulators (GIs) and to decrease GI thickness. Then, an equivalent or even higher on-state current ( $I_{on}$ ) can be recorded despite a reduced  $V_{dd}$ . While dielectrics like  $Al_2O_3$  [2],  $ZrO_2[3]$   $Ta_2O_5$  [4] and  $HfO_2$  [5] are effective high-k GI candidates, their high-quality deposition usually relies on an atomic layer deposition (ALD) technique, the growth rate of which is much slower than that of plasmaenhanced chemical vapor deposition (PECVD). Apparently, the reduction of GI thickness can save the deposition time, but this solution often brings about the increase of gate leakage ( $I_g$ ) and  $I_{off}$  at the same time.

The on-off ratio is directly associated with not only the  $I_{on}$  but also the  $I_{off}$ . If MO TFTs exhibit an  $I_{off}$ -level drain current ( $I_d$ ) (i.e., below the measurement limit of a typical semiconductor parameter analyzer [6]) at zero-volt gate bias ( $V_{gs}$ ), it should not

be difficult to operate these devices at a low voltage. Top-gated hybrid-phase ITO-stabilized ZnO TFTs have been reported with a high field-effect mobility ( $\mu_{\rm fe}, \sim \!\! 18~{\rm cm^2/Vs})$  and a steep subthreshold swing (SS,  $<\!\! 0.1~{\rm V/decade})$ , a noise-level  $I_{\rm off}$  ( $<\!\! 10~{\rm fA})$  after being capped by stacked PECVD SiO<sub>2</sub> GIs [7] and transparent ITO gates [8]. However, because of redundant carriers in the channels, their  $I_{\rm d}@0{\rm V}$  (i.e.,  $I_{\rm d}$  at  $V_{\rm gs}\!\!=\!\!0~{\rm V})$  was still a bit large (10~100 nA), so their low-voltage operation has not been realized yet.

In this work, we introduced non-ohmic source/drain (S/D) contacts to the devices for further suppressing the  $I_d@0~V.$  Although the non-ohmic S/D contacts lead to large S/D contact resistance and restrict current flow from drain to source, they are effective to regulate a noise-level  $I_{\rm off}$  and a nearly-zero turn-on voltage (Von) for the devices even with a carrier concentration (Ne) as high as  $\sim\!10^{19}~cm^{-3}$  in the channels [9]. Depending on different post-annealing time, both normally-on and normally-off devices were fabricated. The all-oxide inverters with optical transparency were further demonstrated at a supply voltage of 1 V.





**Figure 1.** (a) Cross-sectional schematic diagram of the alloxide TFT in this work. (b) Photography of the all-oxide TFTs and circuits on a 4-inch glass wafer.

#### 2. Fabrication Processes

Fig. 1 (a) is the cross-sectional schematic of the low-voltage TFTs in this study. The devices are all composed of oxides, so they have a high optical transmittance of  $77\%\sim92\%$  in the visible band [10], as shown in Fig. 1(b). The fabrication was performed on 4-inch circular glass wafers coated with a 300-nm-thick low temperature oxide (LTO) buffer layer. To avoid any sneak conducting paths caused by etching residues, a lift-off technique was used to pattern separated S/D pads after the magnetron sputtering of a 50-nm-thick ITO layer. In the sputtering step, a 2-inch circular ITO target (90 wt% In<sub>2</sub>O<sub>3</sub> and 10 wt% SnO<sub>2</sub>) was connected to a direct-current (DC) power supply (120 W). The base and working pressure in the chamber were pumped to 8  $\mu$ Torr and 3 mTorr, respectively. The flow rate of Ar (FR(Ar)) was fixed at 20 sccm, and that of O<sub>2</sub> (FR(O<sub>2</sub>)) was configured in the range between 0.2 sccm and 4 sccm. Thus, the derived oxygen partial pressure ratio

# 00.0 / No Headers Needed—Remove This Text Before You Submit

(Po2=FR(O2)/(FR(O2)+FR(Ar))) varied from 0.99% to 16.67%. Next, a 50-nm-thick hybrid-phase ITO-stabilized ZnO channels, a 150-nm-thick PECVD SiO2 GI stacks, and 100-nm-thick ITO gates were formed in sequence. The details have been described elsewhere [7][8]. After thermal annealing at 300 °C in air for 1.5 h, the devices were covered by a 300-nm-thick PECVD SiO2 passivation layer. Then, contact holes were opened atop the S/D and gate pads using reactive ion etching (RIE) in CHF3 plasmas, followed by the formation of 100-nm-thick ITO contact pads and interconnections. Finally, the devices were subjected to post-annealing at 300 °C in air for 2.5 h or 10 h.

The electrical characteristics of the TFTs and the circuits were measured in a dark probe station using a semiconductor parameter analyzer (Keysight B1500). The work function of the ITO S/D pads was measured by ambient Kelvin probe (KP Technology Ltd.).

#### 3. Results and Discussion

Fig. 2(a) shows the work function ( $\Phi_{ITO}$ ) of the ITO S/D pads under different  $P_{O2}$ . The results are all located in a narrow range (4.4~4.5 eV). Considering the band diagram of the ITO-stabilized ZnO channels, Schottky junctions with a barrier height ( $q\Delta\phi_B$ ) of ~0.9 eV are expected to exist between the S/D pads and the channels, as illustrated in Fig. 2(b). The barriers help to restrict carrier transport and probably regulate  $I_d@0$  V to the noise level. However, the fact is not in agreement with our analysis.




Figure 2. (a) Work function (Φ<sub>ITO</sub>) and sheet resistance (R<sub>sq</sub>) of the ITO S/D pads under different oxygen partial pressure ratios (P<sub>O2</sub>). (b) Band diagram for the sourcedrain current path.

Fig. 3(a)-(b) compare output curves of the all-oxide TFTs with low-compensation (LC), medium-compensation (MC), and high-compensation (HC) ITO S/D pads. The corresponding FR(O<sub>2</sub>) (Po<sub>2</sub>) is 0.2 sccm (0.99%), 0.4 sccm (1.96%) and 0.6 sccm (2.91%), respectively. For the HC devices, their S/D contacts are non-ohmic, but the rectifying I-V characteristic is not distinct when a low V<sub>gs</sub> ( $\leq$ 5 V) is applied. For the LC and MC devices, they have quasi-ohmic other than non-ohmic S/D contacts with a slight current clamping effect. A plausible explanation for the S/D contact discrepancy among the devices is that ITO sputtered at a low Po<sub>2</sub> level generates too many positively charged oxygen vacancies (Vo<sup>+</sup>) and substituted Sn<sup>4+</sup>, which may diffuse as

dopants from the S/D pads to the channels during post-annealing [11]-[13]. Thus, the quasi-ohmic S/D contacts are formed in the LC and MC devices with depletion regions between the S/D pads and the channels highly doped. These positively charged dopants should be sensitive to an electric field, so the ones in the depletion regions may also drift back to the S/D pads when a positive V<sub>gs</sub> is applied. That is why the S/D contacts of the HC TFTs with less dopants inside look more and more like junctions with the increase of V<sub>gs</sub>. Fig. 3(c) describes the relationship between total device resistance (Rtot=2RSD+RCH\*L) and channel length (L) in the all-oxide TFTs. R<sub>SD</sub> denotes the S/D contact resistance, and R<sub>CH</sub> represents the channel sheet resistance. In the LC devices, their RCH is increasingly larger with the elongation of the channels, reflecting that the channels' central region is more resistive than their marginal region near the ITO S/D pads. This is consistent with the explanation that the dopants origin from the S/D pads and diffuse along the channel length direction in the post-annealing process.




Figure 3. (a) Output and (d) transfer curves of the alloxide TFTs with the LC, MC and HC ITO S/D pads. (b) is a magnification of (a). (c) Total device resistance (Rtot) as a function of channel length (L) in the all-oxide TFTs with the LC, MC and HC ITO S/D pads.


Fig. 3(d) shows transfer curves of the all-oxide TFTs with different ITO S/D pads. The LC devices with junction-less S/D contacts almost lose their switching behavior, and the MC devices have a negative  $V_{on}$  of -4 V. In contrast, the HC devices with S/D junctions well regulate the onset of channel accumulation, exhibiting a  $V_{on}$  of -0.3 V, an  $I_d@0$  V of below 1 nA, and an onoff ratio of >10^{10}. These electrical characteristics allow the one-volt operation of the HC TFTs, but additional voltage conversion designs for generating negative electric levels between -1 V and 0 V are needed to fully turn off the channels. Otherwise, the practical on-off ratio (i.e.,  $I_{on}$  divided by  $I_d@0$  V) is only  $1.4*10^2$ , which is far below the minimum requirement (i.e.,  $\geq 10^5$ ) of qualified switching TFTs.

If the HC TFTs with a negative V<sub>on</sub> is classified as normally-on devices, our next task should be to obtain normally-off devices with a positive V<sub>on</sub>. Fig. 4(a) shows the transfer curves of the alloxide TFTs with different over-compensated (OC) ITO S/D pads.

## 00.0 / No Headers Needed—Remove This Text Before You Submit

Unfortunately, a larger  $FR(O_2)$  (>0.6 sccm) or a higher  $P_{O_2}$  (>2.91%) is useless for the positive shift of  $V_{on}$ . This is presumably because the ITO S/D pads and the channels have formed stable contacts, which are less affected by the oxygen-related factors.

Now that the adjustment on the  $P_{O2}$  is hard to access the normally-off TFTs, we then attempted to perform a longer post-annealing for the HC devices since post-annealing is an effective method to reduce  $N_{\rm e}$  in the channels and diminish defects in the devices. Fig. 4(b) plots the transfer curve of the HC TFTs after 10-hour post-annealing. Compared with the normally-on devices, the normally-off devices suffer an  $I_{\rm on}$  reduction by  $\sim\!\!3$  times, but their  $I_{\rm d}@0$  V is significantly decreased by at least two orders of magnitude at the same time. Therefore, the practical on-off ratio reaches as high as  $\sim\!10^6$ , indicating that the one-volt operation with no need for negative electric levels is feasible. The key electrical parameters of both normally-off and normally-on all oxide devices under the one-volt operation are summarized in Table 1.



**Figure 4.** Transfer curves of the all-oxide TFTs (a) with the different OC ITO S/D pads after 2.5-hour post-annealing and (b) with the HC ITO S/D pads after 10-hour post-annealing.

**Table 1.** Key electrical parameters of the all-oxide TFTs under the one-volt operation

	•	
	Normally-on	Normally-off
$\mu_{fe}$ (cm <sup>2</sup> /Vs)	11.1	5.1
SS (mV/decade)	76.5	69.1
V <sub>on</sub> (V)	-0.33	0.06
Max. on-off ratio	6.3*10 <sup>7</sup>	1.2*10 <sup>7</sup>
Practical on-off ratio	$1.4*10^2$	$10^{6}$

Utilizing the one-volt all-oxide TFTs, we fabricated a zero-Vgs inverter in Fig. 5. The inverter exhibits a gain of 9.2 V/V, a maximum P<sub>static</sub> of ~402 pW, and an output power consumption (Pout=Vout\*Idd) ~72 pW under a Vdd of 1 V. Therefore, it is possible to be driven by sub-nanowatt power sources. Considering that the output current (I<sub>dd</sub>) passing through the devices is quite low, the semiconductor parameter analyzer was used to detect output signals. Through loading square wave signals with a frequency of 200 Hz to the input, the rise time (t<sub>r</sub>) and fall time (t<sub>f</sub>) of the output signal can be measured as  $\sim 538 \mu s$ and  $\sim 204$  µs, respectively. The long propagation delay ( $\tau_{pd} \approx 742$ us) is caused by the low Idd. For unipolar-TFT-based inverters, their Idd is intrinsically large in a certain logic state, leading to a high power consumption. In this work, due to a good confinement of both Ig and Id by introducing the PECVD SiO2 GI stacks, transparent ITO gates and non-ohmic S/D contacts, the inverter has a sub-nanoampere Idd and an excellent power-delay product  $(V_{dd}*I_{dd}*\tau_{pd})$  of only  $\sim\!0.35$  pJ. To authors' knowledge, this power-delay product is the lowest among the inverters built with the n-type MO TFTs. Although the inverter operation frequency (~1347 Hz) is not high, but it covers the common frequency band of human body signals. Therefore, the inverter and other integrated circuits composed of the low-voltage all-oxide TFTs is applicable to wearable electronics for personal medical monitoring and human-machine interaction.




Figure 5. (a) Schematic circuit of the zero-V<sub>gs</sub> inverter composed of the low-voltage all-oxide TFTs. (b) Measured output voltage (V<sub>out</sub>) and gain, (c) quasi-static current (I<sub>dd</sub>), static power consumption (P<sub>static</sub>) and output power consumption (P<sub>output</sub>) as a function of input voltage (V<sub>in</sub>). (d) Output waveform of the inverter with a 200-Hz square wave input.

#### 4. Conclusions

In this work, we demonstrated the low-voltage operation of the all-oxide fully transparent TFTs by employing the non-ohmic S/D contacts. While the work function difference between the S/D and the channels varied slightly, the S/D contacts could evolve from a junction-less type to a junction-like type with the increase of Po2 during the ITO S/D pad deposition. Only the HC TFTs with the non-ohmic S/D contacts owned an on-off ratio of >10<sup>5</sup> under the one-volt operation. Depending on the post-annealing time, both normally-on and normally-off TFTs were further fabricated. The inverter composed of the one-volt all-oxide TFTs exhibited a subnanowatt power consumption, a kilohertz operation frequency, and a record small power-delay product of ~0.35 pJ among unipolar-TFT-based inverters. These devices and circuits are useful for the development of energy-efficient wearable electronics.

# 5. Acknowledgements

This work was supported in part by the Innovation and Technology Fund under Grant GHP/007/18GD and ITC-PSKL12EG02, in part by the Science and Technology Program of Guangdong Province under Grant 2019A050503005, and in part by the Natural Science Foundation of Guangdong under Grant 2019A1515011820. The authors acknowledge the Nanosystem Fabrication Facility (CWB) (NFF) of the HKUST and the Materials Characterization and Preparations Facility (MCPF) of the HKUST for the device fabrication and characterizations.

## 00.0 / No Headers Needed—Remove This Text Before You Submit

## 6. References

- Chang TK, Lin CW, Chang S. 39 3: invited paper: LTPO TFT technology for AMOLEDs. InSID Symposium Digest of technical papers 2019 Jun (Vol. 50, No. 1, pp. 545-548).
- Ma P, Du L, Wang Y, Jiang R, Xin Q, Li Y, Song A. Low voltage operation of IGZO thin film transistors enabled by ultrathin Al<sub>2</sub>O<sub>3</sub> gate dielectric. Applied Physics Letters. 2018 Jan 8;112(2):023501.
- Yang J, Zhang Y, Wu Q, Dussarrat C, Qi J, Zhu W, Ding X, Zhang J. High-performance 1-V ZnO thin-film transistors with ultrathin, ALD-processed ZrO<sub>2</sub> gate dielectric. IEEE Transactions on Electron Devices. 2019 Jul 3;66(8):3382-6.
- Mohammadian N, Das BC, Majewski LA. Low-voltage IGZO TFTs using solution-deposited OTS-modified Ta<sub>2</sub>O<sub>5</sub> dielectric. IEEE Transactions on Electron Devices. 2020 Mar 10;67(4):1625-31.
- Shao Y, Xiao X, He X, Deng W, Zhang S. Low-voltage a-InGaZnO thin-film transistors with anodized thin HfO<sub>2</sub> gate dielectric. IEEE Electron Device Letters. 2015 Apr 14;36(6):573-5.
- 6. Wang Y, Xia Z, Wong M. P-1.1: Characterization of the Off-State Current of an Elevated-Metal Metal-Oxide Thin-Film Transistor. In SID Symposium Digest of Technical Papers 2021 Feb (Vol. 52, pp. 413-416).
- Deng S, Chen R, Li G, Zhang M, Yeung FS, Wong M, Kwok HS. Gate Insulator engineering in top-gated indium-tinoxide-stabilized ZnO thin-film transistors. IEEE Electron Device Letters. 2019 May 3;40(7):1104-7.

- 8. Deng S, Chen R, Li G, Zhang M, Xia Z, Wong M, Kwok HS. Threshold voltage adjustment in hybrid-microstructural ITO-stabilized ZnO TFTs via gate electrode engineering. IEEE Electron Device Letters. 2018 Jun 4;39(7):975-8.
- Trinh TT, Jang K, Velumani S, Dao VA, Yi J. Role of Schottky barrier height at source/drain contact for electrical improvement in high carrier concentration amorphous InGaZnO thin film transistors. Materials Science in Semiconductor Processing. 2015 Oct 1;38:50-6.
- Xu Y, Deng S, Wu Z, Li B, Qin Y, Zhong W, Chen R, Li G, Wong M, Kwok HS. The implementation of fundamental digital circuits with ITO-stabilized ZnO TFTs for transparent electronics. IEEE Transactions on Electron Devices. 2018 Nov 6;65(12):5395-9.
- 11. Guillén C, Herrero J. Influence of oxygen in the deposition and annealing atmosphere on the characteristics of ITO thin films prepared by sputtering at room temperature. Vacuum. 2006 Mar 10;80(6):615-20.
- Park J, Shin M, Yi J. Comparative study of aluminum and nickel contact electrodes for indium-tin-zinc oxide thin film transistors using oxygen vacancy diffusion model. Materials Science in Semiconductor Processing. 2020 Dec 1;120:105253.
- Sonde S, Chakrabarti B, Liu Y, Sasikumar K, Lin J, Stan L, Divan R, Ocola LE, Rosenmann D, Choudhury P, Ni K. Silicon compatible Sn-based resistive switching memory. Nanoscale. 2018;10(20):9441-9.