



Revision History

- 1v0 Initial release.
- 1v1 Finalised USB circuit.
- 1v2 Added ESD to USB 3.
Corrected camera lanes 2 & 3.
Added pull-up on MCU RST/NMI pin.
UART2 TX & RX pins swapped.
Added 33R series termination for USB clocks.
JTAG connector pin 10 (nRESET) conencted to PS_SRST_B.
- 1v3 Replaced 1.2 VCCO power rail with LDO.
Added PL & PS VCCINT DCDCs to I2C bus.
Added ESD protection on USB3.
Added test points.


Notes

See part description for case size.
All resistors are 1%.
Ceramic cap voltages are a minimum.
Net names are global.




Company: Sundance / Opteran	Project: ODK v1
Title: Cover Sheet	Revision: 1v3
Date: 13/4/22	Sheet: 1 of 15
Filename: Cover Sheet.SchDoc	Drawn: GKP


CLK from PL, 3.3V CLK to camera, max 2.8V




CAM_A
Matched Net Lengths [Tolerance = 0.5mm]
PA





CAM_B
Matched Net Lengths [Tolerance = 0.5mm]
PB




CAM_C
Matched Net Lengths [Tolerance = 0.5mm]
PC




CAM_D
Matched Net Lengths [Tolerance = 0.5mm]
PD




Company: Sundance / Opteran	Project: ODK v1
Title: Camera	Revision: 1v3
Date: 13/4/22	Sheet: 2 of 15
Filename: Camera.SchDoc	Drawn: GKP








Company: Sundance / Opteran	Project: ODK v1
Title: LPDDR4	Revision: 1v3
Date: 13/4/22	Sheet: 5 of 15
Filename: DDR.SchDoc	Drawn: GKP





Alternative part MX25U51245GXI00 supported by Xilinx.




U3C		
A1		H2
A2	NC	H3
A8	NC	H12
A9	NC	H13
A10	NC	H14
A11	NC	J1
A12	NC	J2
A13	NC	J3
A14	NC	J12
B1	NC	J14
B8	NC	K1
B9	NC	K2
B10	NC	K3
B11	NC	K12
B12	NC	K13
B13	NC	K14
B14	NC	L1
C1	NC	L2
C3	NC	L3
C7	NC	L12
C8	NC	L13
C9	NC	L14
C10	NC	M1
C11	NC	M2
C12	NC	M3
C13	NC	M7
C14	NC	M8
D1	NC	M9
D2	NC	M10
D3	NC	M11
D4	NC	M12
D12	NC	M13
D13	NC	M14
D14	NC	N1
E1	NC	N3
E2	NC	N6
E3	NC	N7
E12	NC	N8
E13	NC	N9
E14	NC	N10
F1	NC	N11
F2	NC	N12
F3	NC	N13
F12	NC	N14
F13	NC	P1
F14	NC	P2
G1	NC	P8
G2	NC	P9
G12	NC	P1
G13	NC	P2
G14	NC	P13
H1	NC	P14


Company: Sundance / Optran	Project: ODK v1
Title: Flash	Revision: 1v3
Date: 13/4/22	Sheet: 6 of 15
Filename: Flash.SchDoc	Drawn: GKP





Company: Sundance / Opteran	Project: ODK v1
Title: Clock PLL	Revision: 1v3
Date: 13/4/22	Sheet: 8 of 15
Filename: Clock PLL.SchDoc	Drawn: GKP





Company: Sundance / Opteran	Project: ODK v1
Title: MIO 1	Revision: 1v3
Date: 13/4/22	Sheet: 10of 15
Filename: MIO 500-502.SchDoc	Drawn: GKP

A

B

C




D

A


B

C

D



Company: Sundance / Opteran	Project: ODK v1
Title: FPGA PL 1	Revision: 1v3
Date: 13/4/22	Sheet: 12of 15
Filename: FPGA PL.SchDoc	Drawn: GKP



Company: Sundance / Optron	Project: ODK v1
Title: FPGA Power	Revision: 1v3
Date: 13/4/22	Sheet: 13of 15
Filename: FPGA Power.SchDoc	Drawn: GKP

A

B

C









D

A

B

C



D



POWER ON VSIN > PS_VCCINT/PS_LP0V85 > 1V8 > PS_PLL/3V3 > PS_FP0V85 > PG_VLPDDR4
SIGNAL FROM PS PL_VCCINT_EN > PL_VCCINT > VCCINT_IO > VCCAUX > VCCO3V3
SIGNAL FORM MSP EN_MGT > PS_AVCC > PS_AVTT

PL sequence is:
VCCINT - VCCINIO/VCCBRAM - VCCAUX - VCCO

Company: Sundance / Oteran	Project: ODK v1
Title: Power Supply	Revision: 1v3
Date: 13/4/22	Sheet: 14of 15
Filename: Power Supply.SchDoc	Drawn: GKP



Company:	Sundance / Opteran	Project:	ODK v1
Title:	Power Supply 2	Revision:	1v3
Date:	13/4/22	Sheet:	15of 15
Filename:	Power Supply 2.SchDoc	Drawn:	GKP