



IEEE SSCS CHIPATHON 2025

BUILDING BLOCKS FOR DIGITAL DESIGN

COMPARATOR STD CELL

Kean Malik Aji Santoso Muhammad Yoga Putrapratama Anas Fathurrahman

Bandung Institute of Technology





Our Experience

1. Academic Experience

- a. Finished 3rd year in Electrical Engineering, Institut Teknologi Bandung (ITB), Bandung, Indonesia;
- b. Have experience in VLSI design with VHDL and Verilog code;
- c. Layout and Synthesis from RTL to LVS/DRC checking in SKY130-PDK using open tools via IIC-OSIC-TOOLS.

2. Work Experience

No work experience regarding digital IC design.





Goals

- We are going to design digital comparator as a standard cell for the 9-track and 3.3 V library.
 - Starting from designing 1-bit digital comparator with a good performance based on the targeted specifications
 - o If possible, we are going to design 4-bit digital comparator without utilizing 1-bit digital comparator
- For every digital comparator, we start from drive strength of 1x. If possible, we can also develop digital comparators with drive strength of 2x.
- Other bit digital comparator specifications will be defined later.

| 1-Bit Digital Comparator | | | | | | |
|--------------------------|------------------------|--|--|--|--|--|
| Parameters | Targeted Specification | | | | | |
| VDD | 3.3 V | | | | | |
| Drive Strength | 1x, 2x | | | | | |
| Pin Capacitance | ≤ 0.01 pf, ≤ 0.02 pf | | | | | |
| Approximate Area | ≤ 40 µm², ≤ 50 µm² | | | | | |

| 2-Bit Digital Comparator | | | | | | | |
|--------------------------|------------------------|--|--|--|--|--|--|
| Parameters | Targeted Specification | | | | | | |
| VDD | 3.3 V | | | | | | |
| Drive Strength | 1x, 2x | | | | | | |
| Pin Capacitance | ≤ 0.02 pf, ≤ 0.03 pf | | | | | | |
| Approximate Area | ≤ 80 µm², ≤ 100 µm² | | | | | | |






Functionality


- A 2-input comparator is a standard cell that compares two binary numbers and the result/the output ports are divided into three signals: a signal that represents A > B, a signal that represents A = B, and a signal that represents A < B.
- A 4-input comparator comprised of two (2) 2-input comparator. Hence, it can compares between two 2-bit numbers. Additional gates are needed for the result/output ports.
- A 6-input comparator comprised of three (3) 2-input comparator. Hence, it can compares between two 2-bit numbers. Additional gates are needed for the result/output ports.
- A 8-input comparator comprised of four (4) 2-input comparator. Hence, it can compares between two 4-bit numbers. Additional gates are needed for the result/output ports.





Digital Circuits (Example Schematics)






1-bit digital comparator (gf180mcu_xxx_sc_gp9t3v3__comp2_x)

2-bit digital comparator (gf180mcu_xxx_sc_gp9t3v3__comp4_x)



Top-Level Diagram







Application

- Analog-to-Digital Converter (ADC): Used to compare analog voltages to reference voltages
- CPU: used in if-else statements (e.g. a>b), decision maker in the controller logic, and to check status flags
- Memory: used to match the address to the location in the memory and determining the "hit" or "miss" in a cache





Tasks Scheduling

| Task | July 2025 | | | Aug. 2025 | | | | Sept.2025 | | | | |
|---|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|
| | Week 28 | Week 29 | Week 30 | Week 31 | Week 32 | Week 33 | Week 34 | Week 35 | Week 36 | Week 37 | Week 38 | Week 39 |
| Proposal, Targeted Specifications & Documentation | | | | | | | | | | | | |
| Schematic & Functional Simulation | | | | | | | | A | | | | |
| Layouting, LVS, and DRC | | | | | | | | | 9 | | | |
| Parasitic Extraction & Simulation | | | | | | | | | | | | |
| Characterization & Abstraction | | | | | | | | | | | | |



Symbelleuit

Tasks Division

- Kean Malik Aji Santoso:
 - 1 bit comparator with fan-out drive 1x
 - 1 bit comparator with fan-out drive 2x
- Anas Fathurrahman:
 - 2 bit comparator with fan-out drive 1x
- Muhammad Yoga Putratama:
 - 2 bit comparator with fan-out drive 2x





Questions, Suggestions, Doubts

- Is it wrong to design a comparator to fulfill the standard-cell library or should we consider another standard cell to design?
- Is it possible to design (and tape-out) a 4-bit digital comparator on the selected library (9T, 3V3)?
 - We have a concern regarding the size of it because it may be too big for this track.





References

- https://users.encs.concordia.ca/~asim/COEN_6511/Projects/final6511report.pdf
- https://www.elprocus.com/digital-comparator-and-magnitude-comparator/
- https://worldofcomputing.net/digital-electronics/magnitude-comparator.html
- https://skywater-pdk.readthedocs.io/en/main/contents/libraries/foundry-provided.html
- https://gf180mcu-pdk.readthedocs.io/en/latest/digital/standard_cells/gf180mcu_fd_sc_mcu9t5 https://gf180mcu_pdk.readthedocs.io/en/latest/digital/standard_cells/gf180mcu_fd_sc_mcu9t5
- https://www.researchgate.net/publication/341647517 A New Nano Design for Implementation of a Digital Comparator Based on Quantum-Dot Cellular Automata
- https://www.researchgate.net/publication/228664794 Evolutionary Design of Digital Circuit
 s Using Improved Multi Expression Programming IMEP