{"payload":{"header_redesign_enabled":false,"results":[{"id":"219396718","archived":false,"color":"#DAE1C2","followers":4,"has_funding_file":false,"hl_name":"SunicYosen/sv-course-labs","hl_trunc_description":"system verilog course labs","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":219396718,"name":"sv-course-labs","owner_id":25148301,"owner_login":"SunicYosen","updated_at":"2020-01-14T13:16:00.482Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":61,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ASunicYosen%252Fsv-course-labs%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/SunicYosen/sv-course-labs/star":{"post":"fusMDcWG68eQq9SoyP4V1iB36PRg4VlqM_7KtQv63seoxK_YUw_0MnSbX3NMA9clvi3MhmtNFhqdLKKsLpx7wg"},"/SunicYosen/sv-course-labs/unstar":{"post":"ACTRcgY9RF3-DGfrJD27yjeqEUGnlaN8Jsg3kAIQq4wFjyx7g8hTEvggbPCHfMXWwjUFhLpv5B479zWB1X-TSw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"iihgOg-DNQI_K1uqRSb_rQM6qRAQl2mt_qoG0LDOG4rjxAtceEhFw2qRB9e5uUIxPcvhPS9-z9C00Kr8cLuLkA"}}},"title":"Repository search results"}