

Topic

## Module - ① $\Rightarrow$

### A) The Simplified Instructional Computer (SIC)

SIC comes in two versions →  
The standard model (SIC)  
→ extra equipment version (SIC/XE)

→ The two versions have been designed to be upward compatible — i.e. an object program for the standard SIC m/c will also execute properly on a SIC/XE system.

#### (A) SIC Machine Architecture :-

##### ① Memory :-

→ Memory consists of 8 bit bytes, any 3 consecutive bytes form a word (24 bits)

→ All addresses on SIC are byte addresses,

→ There are total  $2^{15}$  bytes in the computer

memory.

##### ② Registers :-

→ There are 5 registers.

→ Each register is 24 bits in length

The following table indicates the number, mnemonic and uses of these registers:-


<u>Mnemonic</u>	<u>Number</u>	<u>Use</u>
A	0	Accumulator, used for arithmetic operations.
X	1	Index register, used for addressing.
L	2	Linkage register; the jump to subroutine (JSUB) instead stores return add. in this register.
PC	8	
SW	9	Program counter; contains the address of the next instruction to be fetched for execution.
		Status word; contains a variety of information, including a condition code (cc)

### ③ Data Formats :-

- Integers are stored as 24-bit binary numbers;
- 2's complement representation is used for -ve values.
- Characters are stored using their 8-bit ASCII codes
- There is no floating-point hardware on the standard version of SIC.

## ④ Instruction Formats :-

All machine instructions on the standard version of SIC have the following 84-bit format:-



The flag bit -  $x=1$  is used to indicate indexed-addressing mode.

## ⑤ Addressing Mode :-


There are 2 addressing modes available; indicated by the setting of the  $x$ -bit in the instruction. The following table describes how the target-address is calculated from the address given in the instruction.  
→ ( ) is used to indicate the contents of a register or a memory location. ex: (x) represents the contents of register X.

<u>Mode</u>	<u>Indication</u>	<u>Target-Address Calculation</u>
Direct	$x = 0$	$TA = \text{address}$
Indexed	$x = 1$	$TA = \text{address} + (x)$


## ⑥ Instruction set -

SIC provides basic set of instructions like,

(i) load and store registers



(ii) Integer Arithmetic operations




(iii) COMP — compares the value in register 'A' with a word in memory.

This instruction sets a condition code (cc)

to indicate the result ( $<$ ,  $=$ ,  $>$ ).

(iv) Conditional Jump Instructions



subroutine Linkage -

- JSUB (jumps to subroutine)  
placing the return address in Reg. L
- RSUB (returns by jumping to the address contained in register L)

## ⑦ Input and output :-

I/O in SIC Standard version is performed by transferring 1 byte at a time to or from the rightmost 8 bits of register A. Each device is assigned a unique 8 bit code.

\* There are 3 I/O instructions  
 Each of them specifies the device code as an operand.

- TD (Test device)  
Tests whether the addressed device is ready to send or receive a byte of data. CC is set to indicate the result.  
A setting ' $<$ ' means ready  
A setting ' $=$ ' means not ready
- RD (Read data)
- WD (Write data)

# Module - ①

Topic  
⑬

## SIC/XE Machine Architecture

### ① Memory

- Memory consists of 8 bit bytes
- Any 3 consecutive bytes form a word (24 bits)
- All addresses are byte addresses.
- Maximum memory available is  $2^{20}$  bytes (1 mega-byte)
- \* This increase in memory leads to a change in instruction formats and addressing modes.

### ② Registers :-

Along with Registers present in SIC (Register - A, X, L, PC, SW) the following additional registers are provided by SIC/XE: There are total 9 registers (A, X, L, PC, SW, B, S, T, F)

Mnemonic	Number	Purpose
B	3	Base register; used for addressing.
S	4	General working register - no special use.
T	5	General working register - no special use.
F	6	Floating-point accumulator (48 bits)

Each register here is of 24 bit length except - the floating pt. register


Explain them also

### ③ Data formats :-

→ SIC/XE provides the same data formats as the standard version, i.e. - integer, -ve value, etc. (SIC)

Explain them also

→ For addition, there is a 48 bit floating point - datatype with the following format :-



- The fraction is interpreted as a value between 0 & 1.
- The exponent is interpreted as an unsigned binary number between 0 and 2047.
- If the exponent has value 'e' and the fraction has value 'f', the absolute value of the number represented is :  $|f * 2^{(e-1024)}|$
- The sign (s) of the floating pt. number is indicated by the value of S ( $0 = +ve, 1 = -ve$ ).
- A value '0' is represented by setting all bits (including sign, exponent, and fraction) to 0.

#### ④ Instruction Formats :-

The larger memory available on SIC/XE means that-  
 $(2^{20} \text{ bytes})$

an address will no longer fit into a 15 bit field as was in SIC. Therefore the SIC instruction format is no longer suitable in SIC/XE. Following are the instruction formats for SIC/XE machine:-

Format-1 (1 byte)

8 Opcode	→ no operand used. or Register used.	Example
R SUB		

Format-2 (2 bytes)

8 Opcode	4 n1	4 n2	Example
	↓ Register 1	↓ Register 2	ADDR S, T

Format-3 (3 bytes)

F3

6 Opcode	1   1   1   1   1   1   12 n i x b p e Displacement
-------------	--

used to represent - Example  
 → kind of addressing mode ch what-type of formal, i.e F3 or F4.

Format-3 (4 bytes)

F4

6 OP	1   1   1   1   1   1   20 n i x b p e Address
---------	---

Example + JSUB RDREC  
 → Subroutine for reading record

Here e value = 1, i.e it is Format-4.

e value = 0, i.e it is Format-3.

n = 1, indirect addressing mode.

n = 0, normal

Here + is used to represent - Format-4.

$i = 1$ , immediate addressing mode.

$i = 0$ , not immediate addressing mode

$x = 0$ , not indexed mode

$x = 1$ , indexed mode.

$b = 1$ , base relative addressing mode

$p = 1$ , Program counter relative addressing mode.

### ⑤ Addressing Mode and Flag bits :-

→ Base relative ( $n=1, i=1, b=1, p=0$ )

→ Program Counter relative ( $n=1, i=1, b=0, p=1$ )

→ Direct- ( $n=1, i=1, b=0, p=0$ )

→ Immediate ( $n=0, i=1, x=0$ )

→ Indexed- ( $n=1, i=0, x=0$ )

→ Indexed (both  $n \neq i = 0$  or  $1, x=1$ )

→ Extended ( $e=1$  for formal-4,  $e=0$  for formal-3)

### ⑥ Instruction Set :-

→ Load & Store Registers - LDA, LDX, STA, STX,  $\underbrace{LDB, STB}_{\text{additional in SIC/XE}}$

→ Integer Arithmetic Operations - ADD, SUB, MUL, DIV

→ Floating Point arithmetic OP- ADDF, SUBF, MULF, DIVF

→ COMP — comparison Instruction  
(Same purpose as in SIC) → explain as given in SIC

→ Conditional Jump instructions — JLT, JGT, JEQ  
(same as in SIC) → explain as given in SIC

→ Subroutine linkage — JSUB, RSUB  
(Same as in SIC) → explain as given in SIC

→ Register Move Instruction: RMO (move value from 1 register to another register)

→ Register-to-Register arithmetic op — ADDR, SUBR,  
MULR, DIVR.

⑦ I/O (Transferring 1 byte at a time to/from the rightmost 8 bits of register A)

---

The operations are same as in SIC

TD (Test device)  
RD (Read data)  
WD (Write data)

} ⇒ explain as given in SIC

## Topic [A Simple SIC Assembler] →

### Basic Assembler Functions :-

\* The translation of source program to object-code requires us to accomplish the following functions :-

- ① Convert Mnemonic operation codes to their machine language equivalent - e.g. - translate STL to 14.
- ② Convert Symbolic operands to their equivalent m/c address. ex: translate LDA to 4003.
- ③ Build the machine instructions in the proper format.
- ④ Convert the data constants specified in the source program into their internal machine representation.  
ex: translate EOF to 454F46
- ⑤ Write the object-Program and assembly listing.

→ All of these functions except no. ② can easily be accomplished by sequential processing of the source program, one line at a time. Translation of address however presents a problem, Consider line no. ⑩ in full. prog.

### [Sample SIC Program]

<u>Line</u>	<u>Loc</u>	<u>Label</u>	<u>Src. Statement-</u>	<u>Object code</u>
			<u>Mnemonic opcodes</u>	<u>Symbolic operands</u>
5	1000	COPY	START	1000
10	1000	FIRST	STL	RETADR
⋮	⋮			forward Reference
95	1033	RETADR	RESW	1

The instruction in line no. (10) contains a forward reference, i.e., a reference to a label (RETADR) that is defined later in this sample prg. If we attempt to translate the program line by line, we will be unable to process this statement - because we don't know the address that will be assigned to RETADR. Because of this, most assemblers make 2-passes over the source program.

- Pass-1 : → Assign addresses to all the statements  
→ Save the addresses assigned to all labels to be used in Pass-2,  
→ Perform some processing of the assembler directives such as - RESW, RESB to find the length of data areas for assigning the address value.  
→ Define the symbols in the symbol table

- Pass-2 : → Assemble the instructions (Translating the OP. codes & looking up the addresses)  
→ Generate data values defined by BYTE, WORD etc.  
→ Perform the processing of the assembler directives not done during Pass-1.  
→ Write the objec- Program and assembler listing.

## Topic /SIC Assembly Directives / :-

START : Specifies name or starting address for the program.

END : Indicates the end of the source program and specify the 1st executable instruction in the program.

BYTE : Generates character or hexadecimal constant, occupying as many bytes as needed to represent the constant.

WORD : Generates one-word integer constant.

RESB : Reserves the indicated no. of bytes for a data area.

RESW : Reserves the indicated no. of words for a data area

## Format of object-Program / :-

Header Record :-

Col 1 : H

Col 2-7 : Program name

Col 8-13 : starting address of obj. program (hexadecimal)

Col 14-19 : length of obj. program in bytes (hexadecimal)

Text Record :-

Col 1 : T

Col 2-7 : starting address for obj. code in this record (hexadecimal)

Col 8-9 : length of obj. code in this record in bytes (hexadecimal)

Col 10-69 : Obj. code, represented in hexadecimal  
(2 columns per byte of obj. code)

End Record :-

Col 1 : E

Col 2-7 : Address of first executable instruction in obj. program (hexadecimal)

### \* Sample problem - ①

~~Ques~~ Convert the following ~~source program~~ into an object program.

Given M/C Code(m)

Opcodes: LDX = 04, LDA = 00, ADD = 18, TIX = 2C, JLT = 38,  
STA = 0C, RSUB = 4C

Step ①: Object code generation for each statement.

<u>Loc</u>	<u>Label</u>	<u>Mnemonic opcode</u>	<u>Symbolic operand</u>	<u>Object-code</u>
------------	--------------	----------------------------	-----------------------------	--------------------

1) 4000	SUM	START	4000	-
2) 4000	FIRST	LDX	ZERO	→ 04 5788
3) 4003		LDA	ZERO	→ 00 5788
4) 4006	LOOP	ADD	TABLE, X	→ 18 C0 15
5) 4009		TIX	COUNT	→ 2 C5 785
6) 400C		JLT	LOOP	→ 38 4006
7) 400F		STA	TOTAL	→ 0C 578B
8) 4012		RSUB		→ 4C 0000
9) 4015	TABLE	RESW	2000	→ -
10) 5785	$\downarrow 2000 * 3$ $= 6000\text{-byte}$ $= 1770\text{-hexadecimal}$	COUNT	WORD	$\begin{array}{l} 10 \\ (A) \end{array} \rightarrow 00000A$
11) 5788	ZERO	WORD	0	$\begin{array}{l} 0 \\ (0) \end{array} \rightarrow 000000$
12) 578B	TOTAL	RESW	1	→ -
13) 578E		END	FIRST	

Line no. (2) Object-Code creation :-

LDX 04 -	Opcode (8)	X(1)	add. of operand (15)				ZERO
			0	0101 5	0111 7	1000 8	
	000000100	0					

in the  
operand field  
'X' is there.  
So, X-indexed mode is 0  
It is direct-addressing  
mode.

address of "ZERO"  
but we have  
space only  
for 15 bits,  
so neglect 1st-  
bit.

Now group every 4 bits. ∴ object-code = 045788

Line no. (4) Object-Code creation :-

ADD  
18

ADD 18	Opcode (8)	X(1)	address of operand (15)				Object-code
			0	1000 5	0000 0	0001 1	
	0001 1000	1	0100 C	0000 0	0001 1	0101 5	= 18C015

In the  
operand field  
'X' is there.

So, X-indexed add. mode is 1.

Now group every 4 bits. ∴ object-code = 18C015

~~Note~~

- For RESW, RESB, object-codes are not-generated.
- For WORD, the value of symbolic operand is only represented as 6 digit (hexadecimal format) object-code

Step② Object Program Generation :-

H ^ SUM .. ^ 004000 ^ 00178E

T ^ 004000 ^ 15 ^ 045788 ^ 005788 ^ 18C015 ^ 2C5785 ^ 384000  
T ^ 005785 ^ 06 ^ 00000A ^ 000000 | ^ 0C5788 ^ 400000

E ^ 004000

→ Here H is representing Header Record

T " " Text Record

E " " End Record

→ Text Record can occupy maximum 60 columns,  
while writing the objec- codes (Col 10-69)  
in text record, if there is a break,  
(i.e if there is no objec-code, for any statement-  
in the source program), then for the next-  
objec- code sequence (after the break), new Text-  
Record need to be initiated.



## ~~Topic~~ / Assembler Algorithm & Data Structure /

Assembler uses 2 major internal data structures.

The operation code table (OPTAB) and the symbol table (SYMTAB). There's another variable - LOCCTR to help in assigning addresses.

→ **OPTAB :-** OPTAB is used to look up mnemonic operation codes and translate them to their machine language equivalent.

→ The OPTAB must contain (at least) the mnemonic operation code and its machine language equivalent. In more complex assemblers, this table may also contain information about instruction format & length.

→ During Pass-1, OPTAB is used to look up and validate operation codes in the source program.

→ In Pass-2, it is used to translate the operation codes to machine language.

→ OPTAB is usually organized as a hash table, with mnemonic operations code as the key and in most cases it is a static table.

$\Rightarrow \boxed{\text{SYMTAB}}$  :- The SYMTAB includes the name & value (address) for each label in the source program together with flags to indicate error conditions (ex: a symbol defined in 2 different places)

- During Pass-1, labels are entered into SYMTAB as they are encountered in the source program along with their assigned addresses (From LOCCTR)
- During Pass-2, symbols used as operands are looked up in SYMTAB to obtain the addresses to be inserted in the assembled instructions.
- SYMTAB is usually organized as a hash table for efficiency of insertion and retrieval.

$\Rightarrow \boxed{\text{LOCCTR}}$  :- LOCCTR is a variable that is used to help in the assignment of addresses.

- LOCCTR is initialized to the beginning address specified in the START statement. After each statement is processed, the length of the assembled instruction or data area to be generated is added to LOCCTR
- Thus wherever we reach a label in the source program, the current value of LOCCTR gives the address to be associated with that label.

~~Topic~~  
~~Ch. 1~~  
~~Imp.~~

# Algorithm for Pass-① of a 2-pass Assembler

begin

    read first input-line

    if OPCODE = 'START' then  
        begin

            save # [OPERAND] as starting address

            initialize LOCCTR to starting address

            write line to intermediate file

            read next input-line

        end {if Start}

    else

        initialize LOCCTR to 0

    while OPCODE ≠ 'END' do

        begin

            if this is not a comment-line then  
                begin

                    if there is a symbol in the LABEL field then  
                        begin

                            search SYMTAB for LABEL

                        if found then

                            set error flag (duplicate symbol)

                        else

                            insert (LABEL, LOCCTR) into SYMTAB

                        end {if symbol}

                    search OPTAB for OPCODE

                    if found then

                            add 3 {instruction length} to LOCCTR

                    else if OPCODE = 'WORD' then

                            add 3 to LOCCTR

                    else if OPCODE = 'RESW' then

                            add 3 \* # [OPERAND] to LOCCTR

\*  
Pass(1)  
is for  
Generating  
object-  
code

if OPCODE = 'RESB' then  
    add # [OPERAND] to LOCCTR  
else if OPCODE = 'BYTE' then  
    begin  
        find length of constant in bytes  
        add length to LOCCTR  
    end {if BYTE}  
else  
    set error flag (invalid operation code)  
end {if not-a comment}  
write line to intermediate file  
read next input line  
end {while not END}  
write last line to intermediate file  
Save (LOCCTR ← starting address) as program length  
end {pass 1}

Topic

## Algorithm for Pass-② of a 2-Pass Assembler

begin  
    read first input-line  $\{$  from intermediate file?  
    if OPCODE = 'START' then  
        begin  
            write listing line  
            read next input-line  
        end  $\}$  if START  
    write Header Record to obj-Program  
    initialize first Text record  
    while OPCODE  $\neq$  'END' do  
        begin  
            if this is not a comment-line then  
                begin  
                    Search OPTAB for OPCODE  
                    if found then  
                        begin  
                            if there is a symbol in OPERAND field then  
                                begin  
                                    Search SYMTAB for OPERAND  
                                    if found then  
  store symbol value as operand address  
                                else  
  begin  
  store 0 as operand address  
  set error flag (undefined symbol)  
  end  
                                end  $\}$  if symbol  
                end  
            end  
        end  
    end

\*  
Pass-②  
is for  
generating  
object-  
program

else

    store 0 as operand address

    assemble the object-code instruction

end { if opcode found }

else if (opcode = 'BYTE' or word) then

    convert constant to object-code

if object-code will not fit into the current-Text-record then

begin

    write Text-record to object-program  
    initialize new Text-record

end

    add object-code to Text-record

end { if not comment }

    write listing line

    read next input-line

end { while not END }

    write last Text-record to object-program

    write End record to object-program

    write last listing line

end { Pass 2 }

★ Problem - (2)

~~Imp~~ Convert the following source program into an  
object-Program.

Given, CLEAR = B4, LDA = 00, LDB = 68, JLT = 38, RSUB = 4C  
ADD = 18, TIX = 2C, STA = 0C

Line no.	LOCCTR	LABEL	OPCODE	OPERAND	OBJECT CODE
1)		SUM	START	0	
2)	0000	FIRST	CLEAR	X	— B410
3)	0002		LDA	#0	— 010000
4)	0005		+LDB	#TOTAL	— 6916178B
5)			BASE	TOTAL	—
6)	0009	LOOP	ADD	TABLE, X	— 1BA00F
7)	000C		TIX	COUNT	— 2F2009
8)	000F		JLT	LOOP	— 3B2FF7
9)	0012		STA	TOTAL	— 0F4000
10)	0015		RSUB		— 4F0000
11)	0018	COUNT	RESW	1	
12)	001B	TABLE	RESW	2000	
13)	178B	TOTAL	RESW	1	
14)	178E		END	FIRST	0000
					Starting add.

## Instruction Formats in SIC/XE

- Type 1 = 1 byte,
- Type 2 = 2 byte
- Type 3 = 3 byte
- Type 4 = 4 byte

→ Line Sl. NO. - (2) is a type 2 instruction as there is a register 'X' involved in this instruction. If no other operand

→ Line no. ③ is a type 3 instruction as there is no register involved in the instruction & also there is no '+' symbol before the opcode/Mnemonic.

→ Line no. ④ is a type 4 instruction as '+' is there.

→ Line no. ⑤ involves assembler directive 'BASE', ∴ no address need to be calculated for this line.

## Object-Code Generation

\* lineno. (2) /:- CLEAR X

format 2		opcode	R1	R2
1011 B	0100 4		0001 $\underbrace{\hspace{1cm}}$ $x=1$	0000 $\underbrace{\hspace{1cm}}$ 0 no data

Register Mnemonic		
Reg A	—	O \ NC
X	—	1
L	—	2
B	—	3
S	—	4
T	—	5
F	—	6
PC	—	8

\* line no. ③ / : - EAD #0

Format ③

Opcode	(1) n	(1) i	(1) x	(1) b	(1) p	(1) e	displacement 11...1 (12)
0000 0000	0	1	0	0	0	0	0000 0000 0000
take most significant bits	↓	immediate	0	type 3	↓	0	↓ No displacement when there is no displacement

Now take 4 bits together to form object-code = 010000

displacement  
12. (12)

00 0000 0000

~ very ~  
No displacement  
when there  
is immediate  
addressing.

line no. 4 /: +LDB<sup>68</sup> #TOTAL

Format(4)

opcode(6)	n	i	x	b	P	e	address(20)
0110 10φφ	0	1	0	0	0	1	0178B

6      8

Now take 4 bits together to form object-code.

each digit

occupies 4 bits.

$$\therefore 4 \text{ bits} \times 5 \text{ digits} = 20 \text{ bits.}$$

6910178B

line no. 6 /: ADD<sup>18</sup> TABLE, X

\* Line no. (5) - for BASE  
no object-code generation.

opcode(6)	n	i	x	b	P	e	displacement-
000110φφ	1	1	1	0	1	0	00F

TABLE add. — PC value

$$\text{Disp} = 001B - 000C = F$$

F is present in the

range = -2048 to 2047

∴ The instruction is PC relative mode.

∴ Object-code = 1BA00F

Line no. 7 /:

2L-TIX COUNT

opcode(6)	n	i	x	b	P	e	displacement-
0010 11φφ	1	1	0	0	1	0	009

$$\text{Disp} = \frac{\text{COUNT}}{0018 - 000F} = 9$$

PC relative :- -2048 to 2047

Object-code : 2F2009

falls in range (binary value)

line no. 8 /

38

JLT LOOP

opcode	n	i	x	b	p	e	displacement-
0011 1000	1	1	0	0	1	0	FF7

$$\text{Disp} : 0009 - 0012 = -9 =$$

As  $-9$  is negative; 2's complement = FF7  
PC relative : -2048 to 2047.

~~Dis.~~ object-code : -3B2FF7

line no. 9 /

OC

STA TOTAL

opcode	n	i	x	b	p	e	displacement-
00001100	1	1	0	1	0	0	000

$$\text{Displacement} = 178B - 0015 = 1776 \quad (\text{hexa})$$

If we convert this to binary/decimal value, it won't fall in the range of PC relative add. mode. -2048 to -2047.


∴ Considering base relative mode,

$$\text{displacement} = 178B - 178B \xrightarrow{\substack{\text{TOTAL} \\ \text{BASE operand} \\ \text{is again TOTAL}}} \rightarrow \text{Another reason is, } 1776 \text{ is of}$$

∴ considering 4 bits together,  
object-code = 0F4000

4 digit, if we convert to binary, it will occupy  $4 \text{ digit} \times 4 \text{ bit} = 16 \text{ bit}$  but in displacement we have only 12 bit-position.

lineno. 10/  
RSUB -



Object-Code - 4F0000, There is no operand. ∴ digital address

line no. 11, 12, 13, 14 are reserved words and assembler directives, so we need not write object-code.

Object-Program : \*

H^ SUM -- ^ 000000 ^ 178E

$$\begin{aligned} \text{length} &= 178E - 0000 \\ &= 178E \end{aligned}$$

T^ 000000^ 18 ^ B410^ 010000^ 6910178B^ 1BA00F^ 2F2009

^ 3B2 FF7^ OF4000^ 4F0000

E^ 000000

↓  
tot 48  
columns  
are there.

2 col = 1 byte  
∴ tot. 24 bytes  
are there.

which is 18 in  
hexadecimal.