




FPGA/CPLD發展環境簡介




Outline

- Altera DE10 Lite實驗板簡介 (配合:如何配合使用電路文件)
- FPGA設計流程
- Quartus Prime介紹
- 課堂練習

Altera DE10實驗板簡介




Altera DE10實驗板簡介




如何使用電路文件

- 電路板
- 電路圖
- 功能方塊圖
- 資料手册










FPGA Device

- MAX 10 **10M50DAF484C7G** Device
- Integrated dual ADCs, each ADC supports1 dedicated analog input and 8 dual function pins
- 50K programmable logic elements
- 1638 Kbits M9K Memory
- 5,888 Kbits user flash memory
- 144 18*18 Multiplier
- 4 PLLS


Programming and Configuration


On-Board USB Blaster



Memory Device


• 64MB SDRAM, x16 bits data bus






Connectors


- 2*20 GPIO Header
- Arduino Uno R3 Connector, including six ADC channels






Display


 4-bit resistor-network DAC for VGA







Switches, Buttons and LEDs

- 10 LEDs
- 10 Slide Switches
- 2 Push Buttons with **Debounced**
- Six 7-Segments







補充: Bouncy digital button Signal




FPGA設計流程



Design Flow of FPGA and ASIC








🕽 Quartus Prime Lite Edition Edit View Project Assignments Processing Tools Window Help • 建立新專案(1/9) New... Ctrl+N ð Open... Ctrl+O ▼ Q I I I × Ctrl+F4 Close Re Ouartus Prime Lite Edition New Project Wizard... File Edit View Project Assignments Processing rools Window Help Open Project... Ctrl+J - ∠ ♦ ♦ ♦ ® ► ► K ₽ | 🗞 🛦 🦫 🤜 Ctrl+O Save Project Ctrl+E4 **Recent Projects** Close Project New Project Wizard... Open Project... HaltAdd.qpf (F:/Quartus_Project/ex1/HaltAdd.qpf) Save Project TEST01.qpf (F:/Quartus_Project/TEST01.qpf) Save Ctrl+S Close Project Save As... Ctrl+S New Project Wizard Save All Ctrl+Shift+S f Save All Ctrl+Shift+S File Properties. File Properties... Export... Create / Update Convert Programming Files... Page Setup.. Export... Print Preview Convert Programming Files... Print... Ctrl+P Recent Files ▼ <u>□</u> □ □ × Page Setup... Alt+F4 Print Preview > Analysis & Synthesis Ctrl+P Print... > Eitter (Place & Poute) > Assembler (Generate programming files) Recent Files - ■ 1 5 × > EDA Netlist Writer Recent Projects Edit Settings Program Device (Open Programmer) Time Alt+F4 Close page after project load Compile pesign Don't show this screen again Analysis & Synthesis 66 Find... 66 Find Next System Processing Starts the New Project Wizard ⊟÷


• 建立新專案(2/9)



• 建立新專案(3/9)


New Project Wizard × Directory, Name, Top-Level Entity 路徑與檔名 What is the working directory for this project? 不可有中文 F:\IntelFPGA_Project\DSE_EX\EX03_1 What is the name of this project? 專案名稱 What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file. EX03 1 Use Existing Project Settings... 與專案名稱相同 點選下一步 <u>F</u>inish Cancel

• 建立新專案(4/9)



• 建立新專案(5/9)

加入的HDL檔案




• 建立新專案 (6/9)

利用參數濾出適當的晶片


Family: MAX 10 (DA/DF/DC/SA/SC)

Device: MAX 10 DA Package: FBGA Pin xount: 484 Core speed grade: 7


選擇10M50DAF484C7G




• 建立新專案(7/9)




• 建立新專案 (8/9)




• 建立新專案(9/9)






- 插入 2 input AND Gate
 - /primitives/logic/and2




Block1.bdf


Symbol Tool

• 插入輸入輸出pin



- 連接輸入輸出
- 修改pin name






Quartus Prime Lite Edition - F:/IntelFPGA_Project/DSE_EX/


File Edit View Project Assignments Processing T


• 將Entity設定為Top-Level Entity




61

Quartus II Full Compilation Flow*









從電路圖查詢 設定完成後直接關閉


• Pin Planner (2/2)



61


Quartus II Full Compilation Flow*









• Programming (1/2)





• Programming (2/2)



• 查看結果



實驗一:Quartus操作練習

- 參考講義流程,設計一數位邏輯電路,規格如下,
 - AND Gate: Input(SW0 \ SW1) , Output(LEDR0)
 - OR Gate: Input(SW2 \ SW3) , Output(LEDR2)
 - NOT Gate : Input(SW4) , Output(LEDR4)
 - XOR Gate : Input(SW5 \ SW6) \, Output(LEDR5)
- 本次實驗需助教確認正確,並將專案壓縮上傳 EE-Class。
- LectureX_組別XX. ZIP

- LE
- M9K Memory
- 18*18 Multiplier
- 4 PLLS