



| | | | | | |
|---|--|--|---|---|---|
| 1 | 2 | 3 | 4 | 5 | 6 |
| A | <div>Power Management</div> <div>File: Power.kicad_sch</div> | | | | <div>Peripheral</div> <div>File: Peripheral.kicad_sch</div> |
| B | <div>RAM</div> <div>File: RAM.kicad_sch</div> | | | | <div>WiFi_BLE</div> <div>File: WiFi_BLE.kicad_sch</div> |
| C | <div>FPGA</div> <div>File: FPGA.kicad_sch</div> | <div>FPGA Power</div> <div>File: FPGApwr.kicad_sch</div> | <div>FPGA MIO</div> <div>File: FPGA MIO.kicad_sch</div> | | |
| D | <div></div> <div>Sheet: / File: SYNC-VT.kicad_sch</div> <div><div>Title:</div><div>Size: A4Date:KiCad E.D.A. 8.0.6</div><div>Rev:Id: 1/8</div></div> | | | | |
| 1 | 2 | 3 | 4 | 5 | 6 |


UART USB C



5v to 3v3 Switching Regulator




1V8 Regulator Circuit




Test points and Mounting holes




1V0 Regulator Circuit



POWER USB C



Power-On Reset circuit



The board could run on just the Power or the UART plug.
The reason there are two plugs, are to make the board compliant with the RPI Zero form-factor and to allow the inclusion of the OTG function in the future.

Sheet: /Power Management/
File: Power.kicad_sch

Title:


Size: A4 Date:

KiCad E.D.A. 8.0.6


Rev:

Id: 2/8




Pin Header/Expansion




HDMI Plug



FPAA Experimental Circuit



FPAA header



Note: the FPA is not connected to the FPGA or ESP32. The only way for user to use the FPA is to connect this header to any IO of either of the FPGA or ESP32. The system was designed this way as to completely separate the FPGA and FPA in any case that the FPA don't work as intended.

Sheet: /Peripheral/
File: Peripheral.kicad_sch

Title:

| | |
|----------|-------|
| Size: A4 | Date: |
|----------|-------|



| | |
|--------------------|--|
| SIZE: A1 | |
| KiCad E.D.A. 8.0.6 | |

Date:


| | |
|------|--|
| Rev: | |
|------|--|

Id: 3/8

FPGA Power pins



Programming pins




Sheet: /FPGA Power/
File: FPGApwr.kicad_sch

Title:


| | |
|--------------------|-------|
| Size: A4 | Date: |
| KiCad E.D.A. 8.0.6 | |

Date:


Rev:
Id: 5/8



PSRAM system



64MB of storage each



Sheet: /RAM/
File: RAM.kicad_sch

Title:



Size: A4

Date:


KiCad E.D.A. 8.0.6

Rev:

Id: 7/8



There are plans to switch the PCB antenna to a UFL connectore for a longer range antennas.



There might be plans to break out more IOs from the ESP32 and or give it more RAM so it could act on its own.

Sheet: /WiFi_BLE/
File: WiFi_BLE.kicad_sch

Title:

Size: A4
KiCad E.D.A. 8.0.6

Date:

Rev:

Id: 8/8