	Date			
	Page			
	Assignment = 04			
	Name = Aditi Section - H Univ Roll w = 1918143			
1157	Class Rollno = 16			
	nouno = 16			
Ans 1-)	221 words = m/m, 64 blocks Coch. (each 4 words)			
	64 Stous Com (FORM)			
	cache is 2 way set associative.			
	tag set NF			
	21 bit			
	Berehade Ciable			
	Total II of sets = cache total blocks			
	no of block in each set			
E 1	= 64 = 26 = 25 sets.			
	2 2 2 506.			
	·. set peta = 5			
	Agrica -)			
	inloyed field = 4 = 22			
	.: Word field = 2.			
	prese green - a.			
	Tag + set + WF = 27			
	Tag + 5 + 2 = 21			
	Tag + 5 + 2 = 21 $Tag = 21 - 7$			
	Tag = 14			
	tag bst = 14 pet = 5, WF = 2.			
Ans a)	Set amorialis and			
= /	Set associative cache is a combination			
	DIMECT A succiative and Fully.			
	of both Disect Associative and Fully Associative lache. The memory block in let associative is as dome			
	in det associative is as same other			
	two cache types but the rache in set associative is divided in the			
	In set associative is divided :			
	in the			

Name = Adili dection = H Univ R. not = 1918143 Class Rno = 16




	Class Rno=16				
	sets. Each block of rache contains the no. of				
	Lets in it. Hence, there are types of set				
	and 4 way se Associative. So when the main				
	memory block in set Associative place the				
	blocks of memory in cache lines, it uses				
	the direct Memory racho technique there.				
	20 BO Mm Blerches au				
0	1 (BI) 0.1.4 = 0				
	7-1-4 = 3				
	2 3 V. 4 = 3				
	14.4 = 1				
	3 63				
	2 way cache.				
	O .				
	To the placing of blocks is as some as in DM or carrie.				
	But if We get to place memory blocks in				
	same rache line then the fully Associative cache technique is used. As in example Ba and				
	cache technique is used. As in example Ba and				
	B3 can be placed anywhere in set. On Therefore				
1	it is concluded that the cach lines uses				
	OBDM to place blocks and the set				
	uses the FA to place blocks in it.				
	This is how the combination works in the				
	set Associative cache.				
edy 3)	Wood length = 32 bits				
***	Byte-addressable m/m = 16MB.				
	Block size = 128 Bytes.				

	Date		
	Hame = Adili		
	Class R-20 = 16		
	Univ. R. no = 1918143		
	Jechion = H = 010100101100 1001 1,010 0100		
	A1 = 0 1520971		
	A2 = 0 Y 54698		
Ī.	$A3 = 0 \times 6A 3896$		
	A4 = 0x5E4699		
	XI 2 CO . MILLEY .		
	rapacity of each set = 4 *1280 bytes.		
1	apacity of each sor = 0000 syles		
	= 5 1 2		
1	M. Total set = 6 BB 64 K Bytes,		
	ODECO ODJES		
25	= 26 x 2 10 B		
- 132 6 1 ₂	200		
- 120 118	= 2 5 get. = 2 7 B,		
256			
506 200 200 200 200 200 200 200 200 200 2	1 10 - 7		
1029	-'. bet = 7		
1632 World Field = 128 = 27			
2 - 1-	$\therefore Wf = 7.$		
	16 MB -> 1616.		
ļ	D A1 = 5209A4 = 01010010100100110100100		
	$A_1 = 0010011$		
	D Az = 54698 = 010101000110 @ 1001 1000		
	A2 = 0001101		
	3 $A_3 = 6A3896 = 011010100011100010010110$		
	A3 = 1110001		
	(4) Ay = 5 EU 699 - 010111		
	4 4 = $5E4699$ = 010111010100001101001		
	19 - 0001101		
is.	0 - 2 - 1 0 0		
	Ag and Ay mops to the same cache.		

0		Name = Adibi Gection = H Univ. R. no = 1918143 Class R. no = 16	ismate)
	· Ans 4)	Read Reg = 55 ng. (CM)	
	7	CH = 5 ns	
1		CH = 654, (ache miss = 100-65 = 35%.	
	<u>a</u>	For hierarchical memory acces!-	
		EAT = . 0.65 X 5 + 0.35 X (55+5)	
		= 3.85 + 21	
		= 24.25 m/s.	
		<u>'</u>	
	(b)	for Simultaneous memory access!	
		EAT = 0.65 X 5 + 0.35 X 55	- 47-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1
		= 3.25 + 19.25	
		= 22.5 m/s.	
	. Ans s)		
1	- A1637	coch = IK mosds.	
1			
	1.7	uses of M with a black is at 4 words.	-
	(a)	Main m/m nas 856 K = 88 x 2 10 = 218	
1		=. 18 bit addless to m/m.	
		Cache m/m has 1k words = 1x210 = 210	
1		i. 10 bits to address cache.	
	The second secon	1. 18-10 = 8.	
		· · 8 tags are there.	N=-
		y y	
		16 words = 24 27 4.	
		!. Word field = 4.	
		01-1-10-11-6	
1		Block = 10-4 = 6	
		Index = 12, Tag = 8, Block = 6, WF= 4.	
	-		

Name = Aditi Section = H Univ. Rino = 1918143 Class Rino = 16	Date Page
(6) Total SSW = 27	
no. of Slocks = IR	
= glo = 26	
24	
= 64 blocks'	
Ans =) 4,7,6,1,7,6,1,2,7,2,	
HHHH	
25 O Y 1	
506	
504 128 128 156 24 51 10'	
15¢	
51 87	
169	
(a) FIFO> Cache Misses = ?	
	338
-: no. of cache min in FI fo is 6. = 0.	(
	0.
B FOI / RU veeplacement	- 100
0 71 417,6,1,7,6,1,7,7 HHH	
- 6 41 1116/117/6/112/7	12,
1 7 0	
Cache Miss = 6 = 0.	
2 87	6.
~ 87	
→	
-0	

Name = Aditi Section = H Univ. R.no = 1918143 Class R.no = 16



Ans 3:) Memory Management of Pentium 4.			
The Pentium architecture allows for 32-bit virtual	addresses		
and 32-bit physical addresses. It uses either 4KB or	4MB		
page sizes, when using paging. Here both paging an	20		
the state of the s	νλ ,		
segmentation can be applied in different combination	9		
The purision has two raches, 11 and 12. The	1- 0		
Lt rache is mext is the processor and the L&	rachi		
is between the processor and main memory. I	re CI		
rache is further divided into two caches i-e	Cache L		
and rache D. It rache uses these raches to	10		
hold instruction and other of cache to hold the	e dalar		
Both the raches of LI uses LRV sit for dealing	with		
block uplacement. Each 11 rache has a TLB. The	entries		
in D coche is 64 and the entries in I-cache is 3	32 .		
Both TLBs are 4-way assist associative and use LRI	replacement.		
DOTA TOS LOTE 1100 DE 1200 ALL a Mariative m	aping.		
Both Dand I cache uses & way set associative m	.b-		
The La rache, like both L1 caches, uses 2-way s	ob to IMB,		
associative mapping. The La rache can be from 512 KB to			
Jor manage access to memory of the Pentium I-cach	acal.		
(2 rache both uses the MEST cache reherency quant	r val		
La rache both uses the MEST cache reherency protocol. MEST stands for modified, oraclipant of exclusive, shared			
and invalid.			
L1 I-case			
TIB Visitual			
The state of the s			
328 1 12-0-6000	VA.		
1 TLB (1MB (89B)			
Pentium Memory Hierarchy.			