

## Assignment = 04

Name = Aditi

Section - H


Univ Roll no = 1918143

Class Roll no = 16

Ans 1.)

$2^{21}$  words =  $m/m$ , 64 blocks cache. (each 4 words)

cache is 2 way set associative.



~~Derive the fields~~

Total # of sets =  $\frac{\text{cache total blocks}}{\text{no of block in each set}}$

$$= \frac{64}{2} = \frac{2^6}{2} = 2^5 \text{ sets.}$$

$\therefore$  set field = 5

word field = 4 =  $2^2$

$\therefore$  Word field = 2.

$$\text{Tag} + \text{set} + \text{WF} = 21$$

$$\text{Tag} + 5 + 2 = 21$$

$$\text{Tag} = 21 - 7$$

$$\text{Tag} = 14$$

$$\therefore \boxed{\text{tag bit} = 14, \text{ set} = 5, \text{ WF} = 2.}$$

Ans 2.)

Set associative cache is a combination of both Direct Associative and Fully Associative cache. The memory blocks in set associative is as same other two cache types but the cache in set associative is divided in the


Name = Aditi  
Section = H  
Univ R. no = 1918143  
Class R no = 16

classmate

Date \_\_\_\_\_

Page \_\_\_\_\_

Sets. Each block of cache contains the no. of sets in it. Hence, there are types of set Associate cache like 2 way set Associative and 4 way set Associative. So when the main memory ~~block~~ in set Associative place the blocks of memory in cache lines, it uses the direct Memory cache technique there.



M/m Blocks are

$$0 \cdot 4 = 0$$

$$7 \cdot 4 = 3$$

$$3 \cdot 4 = 3$$

$$1 \cdot 4 = 1$$

2 way cache.

So the placing of blocks is as same as in DM cache. But if we get to place memory blocks in same cache line then the fully Associative cache technique is used. As in example B7 and B3 can be placed anywhere in set. Therefore it is concluded that the cache lines uses DM to place blocks and the set uses the FA to place blocks in it. This is how the combination works in the set Associative cache.

Ques 3)

Word length = 32 bits

Byte-addressable M/m = 16 MB.

4 way cache = 64 KB:

Block size = 128 Bytes.



Name = Aditi  
 Class R.no = 16  
 Univ. R.no = 1918143  
 Section = H

A1 = 0X52C9A4

A2 = 0X54698

A3 = 0X6A3896

A4 = 0X5E4699

= 010100101100100110100100

Capacity of each set =  $4 * 1280$  bytes  
 = ~~1280~~ bytes  
 = 512

Total set = ~~64 KB~~

64 K Bytes.

~~1280 Bytes~~

512 Bytes

=  ~~$2^6 \times 2^{10}$  B~~

=  $2^6 \times 2^{10}$  B

~~$2^{10}$  B~~

$2^9$

=  ~~$2^6$  sets.~~

=  $2^7$  B.

$\therefore$  Set = 7

Word Field = 128 =  $2^7$

$\therefore$  WF = 7.

16 MB  $\rightarrow$  bits.

① A1 = 52C9A4 = 010100101100100110100100  
 A1 = 0010011

② A2 = 54698 = 01010100011010011000  
 A2 = 0001101

③ A3 = 6A3896 = 011010100011100010010110  
 A3 = 1110001

④ A4 = 5E4699 = 010111010100011010011001  
 A4 = 0001101

A2 and A4 maps to the same cache.

Name = Adib

Section = H

Univ. R.no = 1918143

Class R.no = 16

classmate

Date \_\_\_\_\_

Page \_\_\_\_\_

Ans 4)

Read Req = 55 ns (m)

$$C.H = 5 \text{ ns}$$

$$C.H = 65\%$$

$$\text{Cache miss} = 100 - 65 = 35\%$$

(a) For hierarchical memory access! -

$$\begin{aligned} \text{EAT} &= 0.65 \times 5 + 0.35 \times (55 + 5) \\ &= 3.25 + 21 \\ &= 24.25 \text{ ns} \end{aligned}$$

(b) For Simultaneous memory access! -

$$\begin{aligned} \text{EAT} &= 0.65 \times 5 + 0.35 \times 55 \\ &= 3.25 + 19.25 \\ &= 22.5 \text{ ns} \end{aligned}$$

Ans 5)

m/m = 256 K, 16 words.

Cache = 1K words.

uses dM with a block size of 4 words.

(a)

Main m/m has 256 K =  $2^8 \times 2^{10} = 2^{18}$

$\therefore$  18 bit address to m/m.

Cache m/m has 1K words =  $1 \times 2^{10} = 2^{10}$

$\therefore$  10 bits to address cache.

$$\therefore 18 - 10 = 8.$$

$\therefore$  8 tags are there.

$$16 \text{ words} = 2^4 \Rightarrow 4.$$

$$\therefore \text{Word field} = 4.$$

$$\text{Block} = 10 - 4 = 6$$

$$\text{Index} = 12, \text{Tag} = 8, \text{Block} = 6, \text{WF} = 4.$$





Name = Aditi

Section = H

Univ. R.no = 1918143

Class R.no = 16

classmate

Date  
Page

Ans 1)

## Memory Management of Pentium 4.

The Pentium architecture allows for 32-bit virtual addresses and 32-bit physical addresses. It uses either 4KB or 4MB page sizes, when using paging. Here both paging and segmentation can be applied in different combinations.

The pentium has two caches, L1 and L2. The L1 cache is next to the processor and the L2 cache is between the processor and main memory. The L1 cache is further divided into two caches i.e. cache I and cache D. L1 cache uses these caches to hold instructions and other ~~st~~ cache to hold the data.

Both the caches of L1 use LRU bit for dealing with block replacement. Each L1 cache has a TLB. The entries in D cache is 64 and the entries in I-cache is 32.

Both TLBs are 4-way ~~o~~ set associative and use LRU replacement.


Both D and I cache use 2-way set associative mapping.

The L2 cache, like both L1 caches, uses 2-way set associative mapping. The L2 cache can be from 512KB to 1MB.

For manage access to memory of the Pentium I-cache and

L2 cache both uses the MESI cache coherency protocol.

MESI stands for modified, ~~exclusive~~, exclusive, shared and invalid.



Pentium Memory Hierarchy.