

Ans (1) a) $2^8 = 256$ which is larger than 150 we take the next lower which is $2^7 = 128$ bits.

therefore operation code needs 8 bits.

b) $24 - 8 = 16$

There are 16 bits available for the address part of the instruction.

c) $2^{16} = 65536$, Max number is
 $XXXXXX = 65536$ As

Ans (2) ~~for~~ 2.4 GHz is faster than 1.4 GHz.

2.4 GHz CPU perform 75% more computations than 1.4 GHz CPU in the same time. So you have 75% more productivity with 2.4 GHz CPU.

1.4 and 2.4 GHz are CPU clock speeds.

$\frac{1}{f}$ = period so you can calculate the period
freq or time of each clock cycle.

Ques (3) A) Minimum bus cycle duration = 4 clock cycle.

$$\text{maximum bus cycle rate} = 8 \text{ MHz} / 4 = 2 \text{ m/s where}$$

$$1 \text{ MHz} = 1000000 / \text{sec}$$

maximum data transferred per bus cycle rate = 2 bytes =

data transferred rate per second

$$= \text{data transfer per bus cycle} \times \text{bus cycle rate}$$

$$= 2 \text{ bytes} \times$$

$$2 \text{ m/s}$$

$$= 4 \times 10^6 \text{ bytes/sec}$$

B) if we double the clock rate

$$= 8 \times 2 = 16 \text{ MHz} / 4$$

$$= 4 \text{ MHz} = 4 \text{ m/s}$$

$$1 \text{ MHz} = 10^6 / \text{sec}$$

$$\text{so data transfer} = 2 \text{ byte} \times 4 \text{ m/s}$$

$$= 8 \times 10^6 \text{ byte/sec}$$

Q1) Input ^{clock} cycle = $8/4 = 2 \text{ MHz}$
 width = 32 bus cycle = 2.

~~Q2) 32 * 2 MHz = 64,000,000 bit/sec.~~

$$= \frac{64,000,000}{8} = 8,000,000 \text{ byte/sec}$$

~~Q3) 32 * 2 MHz = 64,000,000 bit/sec.~~

$$= \frac{64,000,000}{8} = 8,000,000 \text{ byte/sec}$$

Q4) Input clock cycle = $8/4 = 2 \text{ MHz}$
 width = 16 bus cycle = 2. $16 * 2 \text{ MHz} = 32,000,000 \text{ bit/sec}$

$$= 4,000,000 \text{ byte/sec}$$

 (1 byte = 8 bits)

to increase performance, it would be better to make the external bus 32 bits.

This would double the bit rate across the external bus.

d) $(0.1)_{10} = 0.000\ 1100\ 1100\ 1100\ 1100\ 1100\ 1100$

1. 100. 1100 1100 1100 1100 $\times 2^{-4}$

Sign bit = 0

mantissa = 10011001100110011001100

one 1)

(b) $(4052)_{10} \rightarrow = (4052)_{10} \rightarrow$
 $(4052)_{10} = 101000 \cdot 1000 \ 010100 \ 011101011000$
 $= 1010001000010100011101011000_2$

sign bit = 1

Mantissa = 01000100091010001111010

[Handwritten signature]

Rough

0.1×2^{-1}

1×2^{-2} for

+ | | |

$\hat{=} (001)$

overflow because a negative number changed to positive.

$$\begin{array}{cccc|c} Q_3 & Q_2 & Q_1 & Q_0 & Q_4 \\ 0 & 1 & 1 & 1 & 0 \end{array}$$

Step	A	Q	Q-1	A = A - M
4	3000	0111	0	$\begin{array}{r} 0000 \\ 1101 \\ \hline 1101 \end{array}$
	$\begin{array}{r} 1101 \\ 0110 \end{array}$	$\begin{array}{r} 0111 \\ 1011 \end{array}$	$\begin{array}{r} 0 \\ 1 \end{array}$	

N	A	M		
3	0110 0011	1011 0101	1 1	
2	0011 0001	0101 1010	1 1	
1	0001	1010	1	A = A + M
N=0	0100 1010	1010 0101	1 0	$\begin{array}{r} 0001 \\ 0001 \\ \hline 0100 \end{array}$

Product 1010 0101
 1010 0101
 1101 1010
~~1010 0101~~
~~1010 0101~~

$$(-13 \times 7) = -91$$

$$\underline{11011010} = (-91)$$

Ans: $\boxed{11011010}$
 Sign bit

$$(-91)$$

Ans

Name = Rajni
 Univ Roll No = 1918591
 Class Roll No = 67
 Section = I

Ans (6)

$$S = 1 / (1 - P)$$

$$\begin{aligned} P &= 1 - \text{Seq. Part} \\ &= 1 - 0.08 \quad (\text{or } 8\%) \\ &= 0.92 \end{aligned}$$

$$\begin{aligned} S &= 1 / (1 - 0.92) \\ &= 1 / 0.08 \\ &= 12.5 \text{ Ans} \end{aligned}$$

Ans (7)

Instruction type	freq	cycles
Load and stores	30%	6 cycles
Arithmetic Instruction	50%	4 cycles
All others	20%	3 cycles

$$\begin{aligned} \text{CPE} &= (30 \times 6 + 50 \times 4 + 20 \times 3) / 100 \\ &= (180 + 200 + 60) / 100 \\ &= \frac{440}{100} \\ &= 4.4 \text{ Ans} \end{aligned}$$