Morre :- Chetan Singh FDATE: 1 Roll No: 19 Lection: K Assignment-4 21 words of main mamory implies we have 21 bits in an address. Cache contains 26 blocks but each set must have 2 blocks, so we have 26 = 25 sals . our 21-bit address is divided write 14 bits for the trug field, 5 sits for the set field and 2 bits for the wind Aield the oderest Let associative cache conheres cerche is al Adlows: mapped and July alsociature mapping is like discit! An N-way Det associative Kente mapped cache in that a memory reference ment to a particular location in cache A memory reference mans to a set of several CNI cache books, winitas to the way in which bully associative cars works unlike direct rapped where A memory reference can map only to the subset of carbo slots instead of to mapping anywhere in the entire cache In set association cache mapping a momenty reference is divided into these fields more are trug, let and word main mindy size = 16mB : 224B Carte memory suge = 64kB = 216B Block rue - 128 B. Numb of lines (N) = 64K = 216 = 29 128 Number of sets (3) = ~ p-way

		Letundwigh 1918305 DATE: 1 20 PAGE NO
		AI: (52 (9A4)
		[528 1100 1004 1 Ay
		A2: (54698)
		54/100/00/108
		A3: (6A 389C)
		[6A]1100101 09C]
	-	94: (JE4699)
		[5E 1000110 099]
		A1, A2, A3 same cause set
4)		Average across time = Mit time whit nate & Mins penally * ming Rate
		brusest that time sno
		hit late (s.
		Min perelly sons
		Man rate 35.1.
		· A

: Annage Accors time = 20.75 0.65(5) + 0.35(60)

1918325 19

DATE: / 20 PAGE NO

main memory has 25 CK = 20 × 200 = 288 Le ule nood 18 bit to address mour money Cache memory how YK = 22 x 2'0 = 2'2 i.e we need 12 bits to address could memory Carlo consists of inclose and tog which tragetter are used to address main memory location Here indesi is 12 bits and tag is 6 bits (18-12=6) Index is divided vite block part and word part Block part is used to address belocks in carbo and wood pourt addresses individual word in Here a block sing is 16 words i.e. 24, wo need 4 bits to address a word and 12-4=8 bits to address block in cache nomery Since cache is 4k words and block lige is 16 words ie No of block in cache = 4k = 756 8) Tro mennery system for Pentium millomaceuses is 46 Bytes in size just as in 2038 60x and 80 486 niverprocesser. Pentium uses a 64 hit data Bus to address memory organized in eight bankas that lack contains 512 m hyters of data Most microprocessors including Pentium also

Most microprocessions in cluding Pentium also
supports virtual memory concept with the
nelp of momory management writ. Virtual memory
is used to manage the resource of physical memory

Chekan Svingh 19183 DS

DATE: / 20 PAGE NO

By adding a pagering unit and a new system in nemary system the management of it has been improved upon.

The paging nechanisms work on unb memory pages or with a new system orangenest mode is on the system memory management mode is on the equal levels but as the protected mode beal mode, and wintred mode still the memory management mode still the memory management mode function on a manager. High level system functions are tuber care of by it

Address space: The set of address use by Mintreal memory is called address space The address space is disided into pages

Memory space: The set of addressless we by moen memory is called memory space.

The address space divided with two blocks

No of buts used for address space = 32

No of words there in address space

= 232 = 16 × 228