


# **Avnet Technical Training Course**



Tools: 2019.1

Training Version: v13

Date: July 2019

© 2019 Avnet. All rights reserved. All trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

#### Lab 6 Overview

In the last lab, we expanded our block design by extending our memory space with a PL-based Block RAM (BRAM). The BRAM can be used to buffer data going between the PS and PL. In this lab, we'll add a software application that enables the PS DMA engine to show how efficiency gains can be achieved when passing data between the PL-based BRAM and external DDR3 memory.

# **Lab 6 Objectives**

When you have completed Lab 6, you will know how to do the following:

- Create a new C Software Application and import C source code
- Use PS DMA and GIC controllers
- Perform DMA operations using the PS DMA

© 2019 Avnet. All rights reserved. All trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

# **Experiment 1: Test the PS DMA Controller**

This experiment shows how the PS DMA Controller can improve data transactions between the PS and PL.

#### **Experiment 1 General Instruction:**

Create a new C application and import C-code (dma\_test) to test DMA transaction.

#### **Experiment 1 Step-by-Step Instructions:**

- 1. <Optional> If you did not complete Lab 5 or wish to start with a clean copy, delete the ZynqDesign and SDK\_Workspace folders in the ZynqHW/2019\_1 folder. Then unzip Solutions\_Minized\ZynqHW\_Lab5\_Solution.zip to the 2019\_1 folder. If you have Archive Manager installed, you can do this by right-clicking and selecting Archive Manager then extracting in to the 2019\_1 folder.
- 2. In Vivado, **Open Implemented Design** if not already open (under **Flow Navigator** → **Implementation**). Click **Reload** if necessary.
- Export Hardware (File → Export → Export Hardware) and select location
   ZynqDesign.lab6. Make sure you export the bitstream as well as we have IP in the PL now. Click OK.




Figure 1 - New SDK Workspace

© 2019 Avnet. All rights reserved. All trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

 Select File → Launch SDK. Change the Exported location and Workspace to the new ZyngDesign.lab6 location. Click OK.




Figure 2 – Launch SDK

Creating a new workspace means our previously created BSP and software applications will not appear in this workspace. However, controlling your workspace and what gets imported and updated is worth it. We will now re-create the standalone BSP (very important with a new hardware platform!) and import the applications that we previously created.

- 5. Create the standalone BSP using File → New → Board Support Package.
- 6. Now import the previously created applications. Select File → Import




Figure 3 - Import Settings

© 2019 Avnet. All rights reserved. All trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

7. Then select General -> Existing Projects into Workspace.




Figure 4 - Importing an Existing Project

8. Browse to the ZynqDesign.lab3 directory and select **OK**. Make sure the three applications are checked. Check the box to **Copy projects into workspace**. Then click **Finish**.




Figure 5 - Import Previous Applications

© 2019 Avnet. All rights reserved. All trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

9. Verify your Hardware Platform changes in SDK. View the **system.hdf** file. If not open already, expand *HW\_platform\_0*, open **system.hdf** and scroll down to view IP listing. Verify the IP versions were loaded for the BRAM (IP versions may be in different order). If not, close SDK and export the hardware platform from Vivado again.

#### IP blocks present in the design




Figure 6 - Hardware Platform - IP Version for BRAM

- 10. To test our BRAM, software code is provided; however a C application project needs to be created first. Create a new application project (**File** → **New** → **Application Project**).
- 11. Enter **BRAM\_DMA\_Test** for the Project name and select **Use existing** for the BSP. Click **Next** >.

© 2019 Avnet. All rights reserved. All trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

- 12. Select Empty Application, click Finish.
- 13. In the Project Explorer Window, expand **BRAM\_DMA\_TEST**, right-click on **src** and choose **Import**.




Figure 7 - Import code source

14. In Import window, expand General, select File System, then click Next >.




Figure 8 - Import File System

© 2019 Avnet. All rights reserved. All trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

15. Click the Browse button and navigate to the support documents directory, /home/training/AvnetTTC/ZynqHW/2019\_1/Support\_documents. Select the checkbox next to dma test.c, then click Finish.




Figure 9 - Import C Source

Immediately the application will start building, when complete you should see the result in the Console.

```
CDT Build Console [BRAM_DATA_Test]

Finished building: ../src/dma_test.c

Building target: BRAM_DATA_Test.elf
Invoking: ARM v7 gcc linker
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -
Finished building target: BRAM_DATA_Test.elf

Invoking: ARM v7 Print Size
arm-none-eabi-size BRAM_DATA_Test.elf | tee "BRAM_DATA_Test.elf.size"

47460 2360 25848 75668 12794 BRAM_DATA_Test.elf
Finished building: BRAM_DATA_Test.elf size

18:32:43 Build Finished (took 445ms)
```

Figure 10 - Application Build Results

© 2019 Avnet. All rights reserved. All trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

16. Now that we are utilizing the PL, it must be programmed. Click the **Program FPGA** button on the top shortcut bar:



Figure 11 - Program FPGA

17. The default program options are OK. Click Program.




Figure 12 - Program FPGA Options

© 2019 Avnet. All rights reserved. All trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

- 18. Open Terminal, such as **GTK Term**, and set the **COM port** to active COM setting for your board and set the **Baud Rate at 115,200**.
- 19. Right-click on **BRAM\_DMA\_Test** and select **Run As** → **Launch on Hardware (System Debugger)**.
- 20. Once the code is downloaded to the board, GTK Term should show the burst size prompt. Explore different byte sizes and transfer modes to compare the improvement using the DMA.




Figure 13 - BRAM\_DMA\_TEST running on Terminal

This lab led you through exercising block RAM connected to a processor system so that you can see how to perform DMA transfers within a memory or between two different kinds of memory. You verified the functionality by using the provided application. You observed that DMA is considerably improved for block RAM compared to DDR because the transactions to block RAM are across the AXI interconnect and block RAM is operating at a slower speed.

21. Continue to experiment with DMA in the terminal window in answering the questions below.

© 2019 Avnet. All rights reserved. All trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

#### Questions:

Answer the following questions:		
•	Was a new BSP required for this application?	
_		
•	What is the performance increase when transferring 8192 bytes from BRAM to DDR3? Try again from DDR3 to DDR3? BRAM to BRAM?	
•	What is the performance increase when transferring 256 bytes from BRAM to DDR3? Try again from DDR3 to DDR3? BRAM to BRAM?	

22. When done with the questions, Close SDK.

# **Exploring Further**

If you have more time and would like to investigate more...

• Explore the provided C source code. Examine the PS DMA Configuration.

This concludes Lab 6.

© 2019 Avnet. All rights reserved. All trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

**Revision History** 

Tevision instory			
Date	Version	Revision	
6 Nov 13	02	Initial Draft	
19 Nov 13	03	Pilot updates	
6 Nov 14	04	Updated for Vivado 2014.3	
5 Jan 15	05	Updated for Vivado 2014.4	
06 Mar 15	06	Finalize for Vivado 2014.4. Update dma_test.c to use valid xil_types and also for BRAM xparameters.h bug in 2014.4	
16 Mar 15	07	Minor edits for release	
Oct 15	08	Updated to Vivado 2015.2	
July 2016	09	Updated to Vivado 2016.2	
May 2017	10	Updated to Vivado 2017.1	
June 2017	11	Updated MiniZed to VIvado 2017.1 + Rebranding	
Jan 2018	12	Updated to Vivado 2017.4	
July 2019	13	Updated to Vivado 2019.1	

### Resources

www.minized.org

www.microzed.org

www.picozed.org

www.zedboard.org

www.xilinx.com/zynq

www.xilinx.com/sdk

www.xilinx.com/vivado

© 2019 Avnet. All rights reserved. All trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

#### **Answers**

#### **Experiment 1**

• Was a new BSP required for this application?

A new BSP must be generated every time there is a change to the hardware platform. We named it the same, but it was new.

• What is the performance increase when transferring 8192 bytes from BRAM to DDR3? Try again from DDR3 to DDR3? BRAM to BRAM?

13x, 3x, 25x (Results may vary)

What is the performance increase when transferring 256 bytes from BRAM to DDR3?
 Try again from DDR3 to DDR3? BRAM to BRAM?

12x, 1x, 23x (Results may vary)

© 2019 Avnet. All rights reserved. All trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.