

林晓东


英特尔公司

eric.lin@intel.com

0.0981243

### **Deep Learning Basics**

#### **TRAINING**






## Deep Learning: What End Users See














#### Deep Learning: What Data Scientists See



https://adeshpande3.github.io/adeshpande3.github.io/A-Beginner%27s-Guide-To-Understanding-Convolutional-Neural-Networks/

[Cheng et al. Wide & Deep Learning for Recommender Systems. DLRS @ RecSys 2016.]

section sate that official integrage of the color of French Indications, programs produced by strong to color of the color


https://www.analyticsvidhya.com/blog/2017/12/introduction-to-recurrent-neural-networks/

#### Convolutional Neural Network (CNN)

## Sigmoid Output Units Bectified Univer thilts Hidden Layers Dense Embeddings Sparse Features Wide Models Deep Models Wide & Deep Models

Recommendation Systems

#### Recurrent Neural Network (RNN)



Reinforcement Learning



#### Deep Learning: What DL Engineers See

# DL Ops are just normal codes, except they are hungrier for TFLOPS & memory bandwidth

mul & add: GEMM, conv, RNNCell


memory: embedding, transpose, concat, normalization, element-wise, broadcast, transpose





## **Typical Workload**




#### **Computer Vision**









#### Natural Language Processing









**High Data Access** 



Recommendation System





## OPs vs. Data Access NCF vs. DLRM (MMs+Embedding)





### Reinforcement Learning









## Primitive Level Optimization



#### **Optimization Basis**

- Optimize for parallelism
  - Vectorization (SIMD)
  - Multiple thread (SIMT)
  - SIMT + SIMD Combination
  - Multiple processors (cores, SMs)
- Optimize for memory hierarchy: reduce & hide the latency; utilize the bandwidth
  - Multiple level cache
  - Local memory (addressable cache)
  - Memory Coalescing
  - Avoid bank conflict
  - NUMA







- Programming Language express the parallelism: OpenMP, SYCL/DPC++, OpenCL, CUDA ...
- There are no essential difference between SIMD & SIMT on high performance code



## Parallel Programming Language






CUDA	SYCL/DPC++
SP	Process Element
SM	Compute Unit
Thread	Work item
Block	Work group
Grid	NDRange



### **Optimization Goal**

#### Achieve HW peaks

- TFLOPS/s: for compute bounded ops/kernels
- Memory bandwidth: for memory bounds ops/kernels



Memory bandwidth



#### Make it Parallel: ReLU

```
// Normal C++

for (i = 0; i < n; i++) {

    if (data[i] <= 0.0)

      result[i] = 0.0;

    else

    result[i] = data[i];
}
```

```
// DPC++/SYCL

parallel_for(range{n}, [=](id<1> i) {
    if (data[i] <= 0.0)
        result[i] = 0.0;
    else
        result[i] = data[i];
});
```

```
// CUDA
__global__ void ReLU(float *data, float *result)
{
   int i = threadIdx.x;
   if (data[i] <= 0.0)
     result[i] = 0.0;
   else
     result[i] = data[i];
}


ReLU<<<1, n>>>(data, result);
```


Parallel programming languages express parallelism explicitly so that compiler can do SIMT or SIMD optimization freely



#### Make it Parallel: Reduction

- Processing large dataset with associative and commutative operations (sum, product, max/min.....): normalization, softmax are all reduction based
  - Partition the data set into smaller chunks
  - Each work-item/thread to process a chunk
  - Reduction tree to summarize the results from each chunk into the final answer
- log(N) steps, for data size N
  - Memory coalescing
  - Maximize HW utilization for each step (ensure there are enough tasks)
  - Stop recursive and unroll the loop when there is no enough tasks
  - Use shared local memory to hold partial result







#### Pitfall: memory ordering

When the partial result of other work-group is visible?

- Remember: partial result are in share local memory, need to store global memory to do final reduction
- How work-item 0 know all the store complete?

Seems a simple producer/consumer issue while we want it to be lock free, in parallel programming you always want to avoid heavy mutex/lock/semaphore overhead

```
// WG0, producer
payload = 1;
guard = 1;

// WG1, consumer
while (guard != 1)
assert(payload = 1)
```

assert(payload == 1) might fire!

Threads don't have to agree on the order of events; Operations on distinct variables can appear in different orders on different threads

- Compiler may reorder instructions
- Processors may reorder instructions
- Processors may have caches, or other buffers
- Cache might not be consistent



#### The correct version of producer/consumer

```
// SYCL
int payload = 0; atomic<int> guard(0);

WG0:
  payload = 1;
  guard.store(1, memory_order::release, memory_scope::device);

WG1:
  while (guard.load(memory_order::acquire, memory_scope::device) != 1);
  assert(payload == 1)
```

```
// CUDA
volatile int payload = 0;
volatile int guard = 0;

TGO:
payload = 1;
__threadfence();
guard = 1;

TG1:
while (guard != 1);
__threadfence();
assert(payload == 1);
```


Compiler ensures it works as expected

There are other complexities on synchronization like barrier, independent forward progress/lockstep. Yes, parallel programming is difficult<sup>©</sup>



#### **GEMM**: simple optimization

```
// naive implementation
for (i = 0; i < M; ++i)
  for (j = 0; j < N; ++j)
  for (k = 0; k < L; ++k)
    c[i][j] += a[i][k] * b[k][j];
```



Use A & B data in the case; B load is coalesced



#### **GEMM**: loop exchange

```
for (int m = 0; m < cm; m++) {
    for (int n = 0; j < cn; n++) {
        for (int i = 0; i < K; i++) {
            csub[m][n] += a[row + m][i] * b[i][col + n];
        }
    }
}

K


Csub
```

There are so many other optimizations (share local memory, K-slice, multiple tile cache locality, avoid bank conflict) for GEMM, to achieve peak perf is hard



Ν

#### Optimized Algorithm: Winograd GEMM



Compute Operations decrease, memory accesses increase



#### Optimized Algorithm: one pass Variance

$$ar{x} = rac{\sum_{j=1}^n x_j}{n}, \quad ext{sample variance} = s^2 = rac{\sum_{i=1}^n (x_i - ar{x})^2}{n-1},$$

$$Var(X) = E((X - Mean(X))^2)$$

Naïve algorithm, x is read in two pass: one pass for mean, one pass to get the sum of the squares of the differences from the mean

$$Var(X) = E(X^2) - (E(X))^2$$

Read X once, calculate the square and sum together

There might be numerical instability issue, while thanks to deep learning tolerance, it's OK in reality



## **Graph Level Optimization**




#### **DL** Computation Graph

A way to represent a math function in the language of graph theory.

- Every neural network represents a single mathematical function
- These functions are often very complex
- Graph transformation = Optimization

#### **TensorFlow**

- Graph nodes represent operations "Ops" (Add, MatMul, Conv2D, ...)
- Graph edges represent "data" flowing between ops



relu = tf.nn.relu(tf.matmul(w, x) + b)

#### Loop Fusion: GELU

#### GAUSSI AN ERROR LINEAR UNIT

GELU(x) = 
$$xP(X \le x) = x\Phi(x)$$
  
 $\approx 0.5x \left(1 + \tanh\left[\sqrt{2/\pi}\left(x + 0.044715x^3\right)\right]\right)$ 

#### There are 7 ops in the computation graph, too much memory read and write

```
// DPC++/SYCL
parallel_for(range{n}, [=](id<1> i) {
    result[i] = data[i] * data[i] * data[i];
});

parallel_for(range{n}, [=](id<1> i) {
    result[i] = 0.044715 * data[i];
});
.....
```

```
// DPC++/SYCL


parallel_for(range{n}, [=](id<1> i) {

result[i] = (data[i] * data[i] * data[i]) * 0.44715 + data[i]).....
});
```

All intermediate are in registers



### Fuse Matrix Multiply and Activation





## **DL Compilation Technology**

DL Complier: from computation graph to optimized code for different HW backend

- MLIR
- OpenXLA
- Triton
- TVM



### Overview: MLIR & MLIR based Compiler

- MLIR: DL compiler infrastructure, which provides reusable and extensible compiler components. Support developers to write endto-end compiler
- End-to-end (domain specific) compiler: take framework graph as input, compiled to independent executable with optimizations
  - XLA: starting from TensorFlow using its own IR (XLA HLO).
     Gradually moving to MLIR based
  - IREE: MLIR based, including compiler and runtime (still under development, especially on training side)
  - Others: BladeDisc (Alibaba), OneFlow, ByteIR (ByteDance) ...

MLIR Core: programming language

MLIR in-tree dialect: standard library

E2E Compiler: applications




### MLIR Ecosystem

#### It provides

- Specification & infrastructure to build dialects & transformations
- A set of dialects
- Certain conversions: transformation between and inside dialects


#### Out of scope

- Translation: dialects to/from external formats
- Runtime
- All dialects
- HW specific optimizations
- Full codegen capability
- Compile & linkage





#### MLIR based XLA





#### The Trend of DL Computation

- HW adds more powerful instruction to improve throughput (CPU, GPU, accelerators)
  - VNNI (dot product)
  - AMX/Tensor Core (small matrix mul)
  - TPU, Cambricon, Habana..... (bigger matrix mul)
- Sparse linear algebra, sparse algorithm
- Low latency, high bandwidth: bigger SRAM, high bandwidth memory
- Non uniform memory architecture is more common
- Low precision: INT8, INT4, INT2 on inference, BF16/FP8 on training

SW optimization are even more critial



## Thank You

