{"payload":{"header_redesign_enabled":false,"results":[{"id":"408514112","archived":false,"color":"#DAE1C2","followers":20,"has_funding_file":false,"hl_name":"Suntrakanesh/System-Verilog-bootcamp","hl_trunc_description":"System Verilog BootCamp","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":408514112,"name":"System-Verilog-bootcamp","owner_id":64604283,"owner_login":"Suntrakanesh","updated_at":"2022-01-21T07:33:40.033Z","has_issues":true}},"sponsorable":false,"topics":["vhdl","verification","systemverilog","vlsi","uvm","testbench","ovm"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":83,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ASuntrakanesh%252FSystem-Verilog-bootcamp%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/Suntrakanesh/System-Verilog-bootcamp/star":{"post":"YzXWrc9De1S9lsOaPKgCCqJKKahGr2Kc4wrU1LqQdVUPKAo0ebfsJMTt51I79_ouiFI44DYjYm8AwVfVDYxrXw"},"/Suntrakanesh/System-Verilog-bootcamp/unstar":{"post":"pZQouk6nf5-x3r4ob7R4mBpFeXjUjDrGQ7hIaMnK6XyLOA58VmkmXh_duTiqDRAhwrxO3nVWtdUpIORfhQncqQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"km9dYrsgmBU4-I4tcMOW3txWN7uI7wuVy7XayD5rO71sq4tUSQB0uouO4n0Ch489tyr8v33jT_J8kw0etzvqwQ"}}},"title":"Repository search results"}