Quick reference card for ARMv7 (Cortex-M4)

Addition	NZCV NZCV NZCV NZCV
	NZCV
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	NZCV
	· · · · · · · · · · · · · · · · · · ·
	Q
	NZCV
	,
Subtraction $sub\{s\} \{Rd>, \} < Rn>, # Rd(n) := Rn - const$	NZCV
	NZCV
$\frac{\text{sbc}\{\text{s}\}<\text{c}><\text{q}>\{\text{Rd}>,\}}{\text{Rn}>,} \text{ #$<\text{const}>} \qquad \frac{\text{Rd}(n) := \text{Rn} - \text{const} - \text{not (C)}}{\text{Rd}(n)} = \frac{\text{Rn} - \text{const} - \text{Rd}(n)}{\text{Rd}(n)} = \frac{\text{Rn} - \text{Rd}(n)}{\text{Rd}(n)} = $	NZCV
rsb{s} <c><q> {<rd>, } <rn>, #<const> Rd(n) := const - Rn</const></rn></rd></q></c>	NZCV
$\frac{\text{qsub} < c < q > \{ < Rd >, \} < Rm > Rd(n) := \text{saturated } (Rn - Rm)}{Rd(n) := (Rn + Rm)}$	Q
mu1 <c><q> {<ka>, } <kn>, <km> nu(ii) := (nii niii)</km></kn></ka></q></c>	
Multiplication wmul1 <c> <rdlo>, <rdhi>, <rn>, <rm> RdHi:RdLo := unsigned_64_b</rm></rn></rdhi></rdlo></c>	it (Rn*Rm)
umlal <c><q><rdlo>, <rdhi>, <rn>, <rm> RdHi:RdLo := unsigned_64_b</rm></rn></rdhi></rdlo></q></c>	` '
smull <c> <rdlo>, <rdhi>, <rn>, <rm> RdHi:RdLo := signed_64_bit (</rm></rn></rdhi></rdlo></c>	, , , , , , , , , , , , , , , , , , , ,
smlal <c> <rdlo>, <rdhi>, <rm> RdHi:RdLo := signed_64_bit (</rm></rdhi></rdlo></c>	,
udiv < c > Rd > Rm > Rd := unsigned 32 bit (Rn/Ri	
Division $\frac{1}{\text{sdiv} \cdot \text{c}} \frac{1}{\text{sdiv} \cdot \text{c}$,·
$and\{s\} < c < q > \{, \} < Rn >, < Rm > \{, < shift >\} $ $Rd(n) := Rn \land Rm^{(shifted)}$	NZCV
$\frac{\text{bic}\{s\}<\text{c}><\text{q}>\{<\text{Rd}>,\}}{<\text{Rn}>,\langle\text{Rm}>\{,\langle\text{shift}>\}} \qquad Rd(n):=Rn \land \neg Rm^{\{\text{shifted}\}}$	NZCV
$orr\{s\}$ <c><q> {<rd>,} <rn>, <rm> {,<shift>} $Rd(n) := Rn \lor Rm^{(shifted)}$</shift></rm></rn></rd></q></c>	NZCV
$ orn\{s\} < c < q > \{, \} < Rn>, < Rm> \{, < shift>\} $	NZCV
$P_{\text{opt}}(x) = P_{\text{opt}}(x) + P_{\text{opt}}(x$	NZCV
Logic $\frac{\text{eof}(s) < c < q}{\text{and}(s) < c < q} < \{Rd>, \} < Rn>, # Rd(n) := Rn \land const$	NZCV
	NZCV
$ \frac{1}{\operatorname{orr}\{s\} < c < q > \{ < Rd >, \} < Rn >, \# < const > Rd(n) := Rn \lor const} $	NZCV
orn{s} <c><q> {<rd>,} <rn>, #<const> $Rd(n) := Rn \lor \neg const$</const></rn></rd></q></c>	NZCV
	NZCV
$ \begin{array}{c} \textbf{bic}\{s\} < c > < q \ \{ \mbox{Rd} >, \ \{ \mbox{Rd} <, \ \} \ \} \ \\ \textbf{bic}\{s\} < c > < q \ \{ \mbox{Rd} >, \ \{ \mbox{const} > \ \} \ \\ \textbf{corr}\{s\} < c > < q \ \{ \mbox{Rd} >, \ \{ \mbox{const} > \ \} \ \\ \textbf{Rd}(n) := Rn \ \lor \ const \ \\ \textbf{const} \ & \mbox{const} \ \\ \textbf{corr}\{s\} < c > < q \ \{ \mbox{Rd} >, \ \{ \mbox{const} > \ \} \ \\ \textbf{Rd}(n) := Rn \ \lor \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \lor \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \lor \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \lor \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \lor \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \lor \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \lor \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \lor \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \lor \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \lor \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \lor \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \lor \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \lor \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \lor \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \lor \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \lor \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \lor \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \lor \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \lor \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \lor \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \cdot \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \cdot \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \cdot \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \cdot \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \cdot \ -const \ -const \ \\ \textbf{const} \ & \mbox{Rd}(n) := Rn \ \cdot \ -const \ -co$	NZCV
$\frac{\text{cmn} < c > < q > < Rn >, < Rm > {, < shift >}}{Rn + Rm^{\text{(shifted)}}}$	NZCV
$tst < c < q > < Rn >, < Rm > {, < shift >} $	NZCV
Tests $\frac{\text{teq , {,}}}{Rn \oplus Rm^{\text{(shifted)}}}$	NZCV
cmp <c><q> <rn>, #<const> Hn - const</const></rn></q></c>	NZCV
$\frac{cmn < c > q > < Rn >, \ \# < const > \qquad \qquad Rn + const}{Rn + const}$	NZCV
tst <c><q> <rn>, #<const></const></rn></q></c>	NZCV
teq <c><q> <rn>, #<const></const></rn></q></c>	NZCV
Move $\frac{\text{mov}\{s\} < c > \langle q \rangle < Rd \rangle}{\text{mov}\{s\} < c > \langle q \rangle} < \frac{Rd}{ds} = $	NZ NZC
mov(s) <c><q> <ra> <ra> </ra></ra></q></c>	vith 0's, C := last shifted-out NZC
$ \begin{array}{lll} \text{Solitor} & \text{lsr}\{s\} < c > \langle q \rangle & \langle Rd \rangle, & \langle Rm \rangle, & \#\langle n \rangle & Rd := Rm^{\text{(shifted-right by } \langle n \rangle)}; & \text{filled } v \\ & \text{lsr}\{s\} < c > \langle q \rangle & \langle Rd \rangle, & \langle Rm \rangle, & \#\langle n \rangle & Rd := Rm^{\text{(shifted-right by } Rn)}; & \text{filled } v \\ & \text{lsr}\{s\} < c > \langle q \rangle & \langle Rd \rangle, & \langle Rm \rangle, & \#\langle n \rangle & Rd := Rm^{\text{(shifted-right by } Rn)}; & \text{filled } v \\ & \text{lsr}\{s\} < c > \langle q \rangle & \langle Rd \rangle, & \langle Rm \rangle, & \#\langle n \rangle & Rd := Rm^{\text{(shifted-right by } Rn)}; & \text{filled } v \\ & \text{lsr}\{s\} < c > \langle q \rangle, & Rd \rangle, & Rd := Rm^{\text{(shifted-right by } Rn)}; & \text{filled } v \\ & \text{lsr}\{s\} < c > \langle q \rangle, & Rd \rangle, & Rd := Rm^{\text{(shifted-right by } Rn)}; & \text{filled } v \\ & \text{lsr}\{s\} < c > \langle q \rangle, & Rd > Rd := Rm^{\text{(shifted-right by } Rn)}; & \text{filled } v \\ & \text{lsr}\{s\} < c > \langle q \rangle, & Rd > Rd := Rm^{\text{(shifted-right by } Rn)}; & \text{filled } v \\ & \text{lsr}\{s\} < c > \langle q \rangle, & Rd > Rd$	<u> </u>
	· · · · · · · · · · · · · · · · · · ·
	with MSB², C := last shifted-out NZC
	ith MSB ² , C := last shifted-out NZC ith 0's, C := last shifted-out NZC
$ \begin{array}{c} \text{Shift} / \text{Rotate} \\ \text{Shift} / R$	· · · · · · · · · · · · · · · · · · ·
$ \begin{array}{lll} & & & & & \\ & & & $	
To (5) see see star, star, star	
	INZC
Offset $\frac{1 dr < c < q > Rd > [Rb \pm offset]}{dr < c < q > Rd > [Rb \pm offset]}$	
str <c><q> <ks>, [<kb> {, #+/-<offset>}] [nb \(\times \) 0////// 0/// 1.= ns</offset></kb></ks></q></c>	
Pre-offset $ \frac{1 \text{dr} \cdot \text{cc} \cdot \text{qc} \cdot \text{Rdc}, [\text{Rb}; #+/-\text{offset}]!}{\text{Rb} := Rb \pm \text{offset}; Rd := [Rb];} $	
Str^{C} C	
Post-offset Post-offset $ Arc> < Rd>, [], #+/- Rd := [Rb]; Rb := Rb ± offset$	
str <c><q> <ks>, [<kb>], #+/-<ortset> [nb] := ns, nb := nb ± 0//set</ortset></kb></ks></q></c>	
Indexed	
O Street, [Kno, Kni {, 151 #C5111 [7] [Ho + Historical conf] := HS	
10 - [10 ± 0//30]	Do . Do . A
Positive stack stmia <c><q> <rs>!, <registers> for Ri in registers: [Rs] := Ri; F</registers></rs></q></c>	
Lamans(c)s(a) (Res) (registers) for Hi in reviere registers. He	:= Rs - 4; Ri := [Rs]
	:= ns - 4; [ns] := ni
Negative stmdb <c><q> <rs>!, <registers> for Ri in reverse registers: Rs stack ldmia<c><q> <rs>!, <registers> for Ri in reverse registers: Rs for Ri in registers: Ri := [Rs]; F</registers></rs></q></c></registers></rs></q></c>	Po :- Po : 4

Group	Operation	Syntax	Semantic	Flags ¹
to flags	Branch on	<pre>b<c><q> <label></label></q></c></pre>	if c then PC := label	
		<pre>bl < c > < label ></pre>	if c then LR := PC_next; PC := label	
	flags	bx <c> <rm></rm></c>	if c then PC := Rm	
		blx <c><q> <rm></rm></q></c>	if c then LR := PC_next; PC := Rm	
	Test & branch	<pre>cbz<q> <rn>, <label></label></rn></q></pre>	if Rn = 0 then PC := label	
ш		<pre>cbnz<q> <rn>, <label></label></rn></q></pre>	if $Rn \neq 0$ then $PC := label$	
	Talala la a a a al	tbb <c><q> [<rn>, <rm>]</rm></rn></q></c>	branch to [PC + Rm's byte in the table starting at Rn)];	
	Table based	tbh <c><q> [<rn>, <rm>, lsl #1]</rm></rn></q></c>	branch to [PC + Rm's halfword in the table starting at Rn)];	
Synchronization		<pre>ldrex<c><q> <rt>, [<rn> {,#<offset>}]</offset></rn></rt></q></c></pre>	Rt := [Rn + offset]; mark $(Rn + offset)$ as exclusive memory	
		strex <c><q> <rd>, <rt>, [<rn> {,#<offset>}]</offset></rn></rt></rd></q></c>	if exclusive then [Rn + offset] := Rt; Rd := 0 else Rd := 1	

Flags			
Flag	Meaning	Calculated as	
N	Negative	MSB ² (Result) = 1	
Z	Zero	Result = 0	
С	Carry	Depends on instruction	
٧	Overflow	Signed overflow	
Q	Saturated	Signed overflow (result sa	aturated)
		Opcode size	
		Meaning	
		Narrow code (16 bit)	
	. W	Wide code (32 bit)	
	<omit></omit>	Let the assembler choose	
		Shift options	

Condition codes			
<c></c>	Meanings	Flags	
eq	Equal	Z = 1	
ne	Not equal	z = 0	
cs, hs	Carry set, Unsigned higher or same	C = 1	
cc, lo	Carry clear, Unsigned lower	C = 0	
mi	Minus, Negative	N = 1	
pl	Plus, Positive or zero	N = 0	
VS	Overflow	V = 1	
vc	No overflow	V = 0	
hi	Unsigned higher	$C = 1 \wedge Z = 0$	
ls	Unsigned lower or same	$C = 0 \lor Z = 1$	
ge	Signed greater or equal	N = V	
lt	Signed less	$N \neq V$	
gt	Signed greater	$Z = 0 \land N = V$	
le	Signed less or equal	$Z = 1 \lor N \neq V$	
al, <omit></omit>	Always	any	

Shift options		
<shift></shift>	Meaning	
<omit></omit>	no shifts or rotations, equivalent to LSL #0	
LSL # <n></n>	logical shift left by $\langle n \rangle$ bits, $0 \le n \le 31$	
LSR # <n></n>	logical shift right by $\langle n \rangle$ bits, $1 \leq n \leq 32$	
ASR # <n></n>	arithmetic shift right by $\langle n \rangle$ bits, $1 \leq n \leq 32$	
ROR # <n></n>	rotate right by $\langle n \rangle$ bits, $1 \leq n \leq 31$	
RRX	rotate right by 1 bit through carry flag	

¹ If the instruction can be amended by adding an "s" to it, you can choose whether it will set flags or not ("s" means to set flags). If the instruction does not provide this option, then the indicated flags are always set. Other flags are untouched.

² MSB: Most Significant Bit (left-most bit, which also indicates the sign for a signed integer type)