

INDIAN INSTITUTE OF TECHNOLOGY GUWAHATI



EE 311: VLSI LAB

July-Nov 2016

Assignment 4

6th September 2016

Name	Roll No.
Aprajit Choubey	140102079

NOTE: IF PICTURE ARE UNCLEAR, SCREENSHOTS ARE THERE IN FOLDER.

Objective:

To design an AND Gate using NAND Gate and NOT Gate with following specification:

1. Input Frequency, $f = 400 \text{ MHz}$
2. Load Capacitance, $C_L = 300 \text{ fF}$
3. Worst case risetime, falltime = 5 % of input time period

Calculations:

Given input frequencies = 400 MHz. Therefore time period of input $T = 2.5 \text{ ns}$.

Rise Time, t_r = Fall Time, $t_f = 5 \%$ of T

$$\Rightarrow t_r = t_f = 0.05 * 2.5 \text{ ns} = \underline{0.125 \text{ ns}}$$

This is the worst case scenario. We have to keep the risetime and falltime less than this.

We can find charging and discharging of capacitor between 10% to 90% using following equation:

$$t = 2.2 * R_{eq} * C_L$$

Since,

$$t \leq t_r$$

$$\Rightarrow 2.2 * R_{eq} * C_L \leq 0.125 \text{ ns}$$

$$\Rightarrow R_{eq} \leq \underline{189.4 \Omega} \text{ -----(i)}$$

For NMOS,

$R_{NORM} = 3660 \Omega$, and since $R_{eq} = R_{NORM} / m_n$ where m_n is the multiplicity of NMOS,

$$\Rightarrow \underline{m_n \geq 19.32}$$

For PMOS,

$R_{\text{NORM}} = 10980 \, \Omega$, and since $R_{\text{eq}} = R_{\text{NORM}} / m_p$ where m_p is the multiplicity of PMOS,

$$\Rightarrow \quad \underline{m_p \geq 58}$$

So for this assignment, I have chosen $m_n = 24$ and $m_p = 60$.

Therefore expected value of risetime:

$$t = 2.2 * R_{\text{eq}} * C_L$$

$$\Rightarrow \quad \underline{t_r = 120.78 \, \text{ps}}$$

Therefore expected value of falltime:

$$t = 2.2 * R_{\text{eq}} * C_L$$

$$\Rightarrow \quad \underline{t_f = 100.65 \, \text{ps}}$$

Hence width chosen was for PMOS, with finger = 2:


$$w = (m_p / 2) * 0.36 = \underline{10.8\mu}$$

Hence width chosen was for NMOS, with finger = 2:

$$w = (m_n / 2) * 0.36 = \underline{4.32\mu}$$

Schematic:

1. Screenshot:



Observed:

1. Case I: Rise Time = 109.204ps


Fall Time = 97.283ps

2. Case II: Rise Time = 114.09ps

Fall Time = 101.59ps



2. Simulation:

I) A – Pulse, B – High




2. Simulation:

I) A – Pulse, B – High



Layout:

1. Screenshot:



Observed:

1. Rise Time = 118.85ps

Fall Time = 113.33ps

2. Post Layout Simulation:

