

Zain Siddavatam

hi@zainsv.me | [linkedin/zain-siddavatam](https://linkedin.com/in/zain-siddavatam) | github.com/SuperChamp234 | [+91 7506465276](tel:+917506465276) | zainsv.me

Education

Veermata Jijabai Technological Institute

December 2021 – Present

B.Tech Student in Electrical Engineering

Mumbai

- *Relevant coursework: Analog and Digital Circuits 9/10, Electronic Devices and Circuits 10/10, Control Systems 9/10, Microprocessors and Microcontrollers 10/10.*

Experiences

Open source contributor at Beagleboard.org

Verilog HDL, TCL, Polarfire SoCs, ARM AMBA, C/C++

June 2024 - September 2024

- Created CI workflow for generating custom Debian GNU/Linux images for the **BeagleY-AI** single-board computer.
- Contributed to the documentation and on-boarding examples for **BeagleV-Fire** single-board computer.
- Added support for industrial communication addon board for the BeagleV-Fire thus allowing **CAN**, **RS485**, and **4-20 mA current loop** peripherals.
- Created examples demonstrating the usage of **AXI4** and **APB3 peripherals** on the BeagleV-Fire's **PolarFire MPFS025T SoC**. These examples enable users to control peripherals from Linux using C/C++.

Robotics Software Intern at Acceleration Robotics

C++/C, Vitis HLS, Vivado, KV260, Kria Robotics Stack

January 2024 - June 2024

- Accelerated **ROS2** workloads by optimizing **Adaptive Monte-Carlo Localization (AMCL)**.
- Designed and deployed a ROS2 node with a kernel for an accelerated particle filter algorithm on the **KV260** platform.
- Developed a custom KV260 platform in Vivado for HLS kernel deployment, achieving a **1.95x speedup** over the onboard SoC's CPU.

Research Intern at CASL, University of Maryland

C++/C, Vitis HLS, Vivado

February 2023 - October 2023

- Researched Domain-Specific Architectures, focusing on dataflows for Sparse Matrix General Matrix Multiplication (SpGEMM).
- Conducted a comprehensive survey of prevalent techniques used in SpGEMM.
- Implemented two sparse matrix multiplication algorithms using **Vitis High-Level Synthesis (HLS)**: an **Outer Product dataflow** and a **Row Product dataflow**.

Projects

32-bit RISC-V CPU

Verilog HDL, Cyclone II, Quartus Prime

August 2022 - September 2022

- Implemented a **4 - stage core** following **RISC-V ISA**, more specifically the **RV32I** ISA.
- The CPU core was programmed onto **Cyclone II FPGA** using **Quartus Prime** Design tools. The output was made to display on an array of **seven-segment displays**.
- Developed an assembler for **RV32I** instructions, and programmed fibonacci series onto the CPU core.

WiFi Controlled Bot

C/C++, ESP-IDF framework

April 2022 - May 2022

- Developed a **remote controlled bot** using ESP-32.
- Used the **WiFi** onboard the ESP32 for relaying data from the car.
- **FreeRTOS** is used to facilitate the task of moving as well as relaying data.
- Implemented a web page for remote control, which can accept touch as well as keyboard inputs.

Habitica Sync

Typescript, React, NodeJS

2021

- Developed a widget for the Obsidian note taking app, for allowing users to access their tasks and rewards from the widely used Habitica Todo-list application.
- Designed a UI using react and material-ui, and integrated habitica's features using their API.
- The widget received 1000+ downloads from Obsidian's plugin store.

Google Code-in

Java, CSS, HTML, Javascript

2017, 2018

- Mentee in Google Code-In contest, mentored by open source companies. [!\[\]\(31b03e46ee8a80a1f1467b8c03bd76e8_img.jpg\)](#)
- Developed a **terrain generator**, to generate different kinds of blocks at different rarities and vary terrain features at different heights. [!\[\]\(7d9665ff04f9d2270c38081c6215a724_img.jpg\)](#).
- Composed **two web pages** for BRL-CAD, an about page and an onepager website. [!\[\]\(7cea648fec4dfc1e99934873e9173b69_img.jpg\)](#) [!\[\]\(48ceb66414885cacc3f139b4fa359213_img.jpg\)](#).

Competitions

e-Yantra Robotics Competition

Verilog HDL, Cyclone IV, Quartus Prime

September 2022 - January 2023

- Created a **maze-solving robot** utilizing the **Intel Cyclone IV FPGA**, effectively navigating a maze composed of lines by employing a **PID control system**.
- Implemented **Dijkstra's algorithm** in **Verilog**, employing a **state machine methodology**, to determine the shortest path within the maze.
- Utilized **SPI, UART**, and the Cyclone V FPGA's **ADC** to interface with sensors and process line-sensing data from photodiodes.
- Successfully led my team to the **second stage** of the competition as a part of my team's accomplishments.

Technical Skills and Languages

Programming Languages: Verilog HDL, TL-Verilog, C/C++, Python, Java, JavaScript, TypeScript

Hardware Frameworks: Quartus Prime, Vivado, Vitis HLS, ESP-IDF Toolchain

Software Frameworks: Linux, OpenCV, NumPy, ReactJS, NodeJS, Git

Hardware Platforms: Arty A7, Cyclone, iCE40, Zynq SoCs, Kria KV260

Languages: English (Fluent)

Extracurricular

Joint General Secretary - Society of Robotics and Automation, VJTI

Student-run robotics and automation club [!\[\]\(eabd9f9ababee93effadc3b380fe65fd_img.jpg\)](#)

May 2023 – May 2024

- Oversee the day-to-day management of the club, including strategic planning, event coordination, and team leadership for a 40-member strong team.
- Successfully organized and conducted workshops for 200+ first-year students on cutting-edge topics, such as ESP-32 based Line following robots, Image Processing, and ROS based 3-DOF manipulators. These workshops provided hands-on experience and introduced newcomers to advanced robotics concepts.
- Pioneered the Eklavya Mentorship Program, a two-month initiative, guiding three teams second-year students through FPGA-based projects.