Saish Patil

saishpatil178@gmail.com <a> 7219823817 LinkedIn

Internship Experience

Synopsys Inc.

ASIC Digital Design Intern

Hyderabad, India

01/2025 - Present

- Contributing to the Design team for SerDes PHY, focusing on PCS RAW of PHY.
- Responsible for Firmware Debugging and Compilations, ensuring reliable integration and functionality.

Semi Conductor Laboratory

Mohali, India

Project Trainee

05/2024 - 06/2024

- Worked with VLSI Testing and Applications Division. Studied the Serdes system and LVDS channels. Conducted testing and verification of 21-bit Serdes using CPLD and FPGA.
- Successfully tested operation of 21-bit Serdes for variable frequencies using Pseudo Random Number Generator.
 Pseudo Random Number Generator was implemented using LFSR Technique.
- Simulated and implemented Encoder and Decoder Modules using Serdes and CPLD and verified the operation.

Project Experience

8-bit Processor Design
NIT Trichy

- Personal Project

 Output

 Designed and implemented a basic 8-bit processor using Verilog HDL. Integrated core components including an
 - Developed a custom instruction set architecture supporting operations such as ADD, SUB, MUL, LOAD, COPY, NAND, NOR, and XOR.
 - Enabled instruction loading through pseudo code, with built-in decoding and execution mechanisms to generate the desired output.

Radiation Hardened Non-Volatile SRAM

IIT BHU

Guide - Dr. SHivam Verma, Department of Electronics Engineering, IIT BHU

Arithmetic Logic Unit (ALU), a FIFO-based register file, and control logic.

05/2023 - 07/2023

- Underwent a Summer Project program at IIT BHU under Dr. Shivam Verma. The research involved circuit simulations
 of Non-Volatile SRAM using MTJ on HSpice Software.
- Successfully carried out circuit simulations of PCSA (Read and Write), Singe and Double Column MRAM, Verification
 of Radiation Hardening of Non-Volatile Magnetic Latch and Non-Volatile SRAM using MTJ(Magnetic Tunnel Junction)
 using HSpice Software.

EDUCATION

| National Institute of Technology Trichy B.Tech, Electrical and Electronics Engineering | CGPA - 8.40/10.0 06/2021 - 05/2025 |
|--|---|
| Indore Public School Class XII, CBSE | Grade - 91.8/100.0 06/2019 - 05/2021 |
| R.C. Patel English Medium Secondary School | Grade - 93.4/100.0 |
| Class X, Maharashtra State Board | 06/2019 - 05/2021 |

TECHNICAL SKILLS

Verilog HDL, VHDL C Perl Xylinx Vivado HSpice

