Logic Design Final Lab

Designing a Microprocessor

2024-13755 | 김연준

Class 3, Team 12

Dept. of Computer Science and Engineering

Submission files

1	LDLAB_250617_class003_team12_김연준_2024-13755.pdf	Final Lab report file
2	Proc.v	Code
3	proctest.v	Testbench Code
4	Alu.v	Code
5	DMem.v	Code
6	freqDivider.v	Code
7	HexTo7Seg.v	Code
8	Imem.v	Code
9	Opcode2Seg.v	Code
10	RegFile.v	Code
11	RegWriteTo7Seg.v	Code
12	Proc.ucf	User constraint file

1. Overall Design and Structure

The main module of our microprocessor is implemented in Proc.v.

```
module Proc(
input [7:0] inst,
output [7:0] readAddr,
output [6:0] segOut16,
output [6:0] segOut1,
output [6:0] segPc16,
output [6:0] segPc1,
output [6:0] segOpcode,
output megLED,
input CLK_osc,
input RST,
input HALT
);
```

The input and output are as shown above. It receives the oscillator's clock, and instruction as input, and outputs 7 segment signals for instruction result. There are also additional ports for my team's additional features.

1.1. Frequency divider

```
// *** Clock (Frequency Divider) ***
wire CLK;
wire haltCLK; // for additional feature
freqDivider fDiv (
    .clr(RST),
    .HALT(HALT),
    .CLK(CLK_osc),
    .CLKout(CLK),
    .haltCLKout(haltCLK)
);
```

```
module freqDivider(
    input clr,
    input HALT,
    input CLK,
    output reg CLKout,
    output reg haltCLKout
    );

reg[31:0] cnt;
    reg[31:0] haltCnt;

always @(posedge CLK) begin
    if (clr) begin
    cnt <= 32'd0;
    haltCnt <= 32'd0;
    haltCnt <= 1'b1;
    haltCLKout <= 1'b1;
    haltCLKout <= 1'b1;
    end
else if(HALT == 0) begin // ordinary clock
    if (cnt == 32'd0) begin // for simulation test
    //if (cnt >= 32'd0;
    cnt <= 32'd0;
    ctKout <= ~CLKout;
    end
    else begin
    cnt <= cnt + 1;
    end
end</pre>
```

We implemented the frequency divider in freqDivider.v. It converts a 50MHz oscillator input into a 1Hz clock signal. 'haltCLK' is something for one of our additional features. (see section 3 for details)

1.2. Decoding instructions and assigning control signals

```
assign iOpcode = inst[7:6];
assign iRt = inst[3:2];
assign iImm = {{6{inst[1]}}}, inst[1:0]}; // imm = signExtend(inst[1:0])
wire [7:0] control;
wire cRegDst;
wire cRegWrite;
wire cALUSrc;
wire cBranch;
wire cMemRead;
wire cMemWrite;
wire cMemtoReg;
wire cALUOp;
assign {cRegDst, cRegWrite, cALUSrc, cBranch,
      cMemRead, cMemWrite, cMemtoReg, cALUOp} = control;
assign control =
   (iOpcode == 2'b00) ? 8'b11000001 :
   (iOpcode == 2'b01) ? 8'b01101010 :
   (iOpcode == 2'b10) ? 8'b00100100 :
   (iOpcode == 2'b11) ? 8'b00010000 : 0; // j
```

This part of Proc.v decodes the instruction input into multiple variables and assigns control signals (variables with 'c' prefixes) according to the opcode.

timescale 1ns / 1ps

1.3. The register file

```
module RegFile(
                                                                             input [1:0] rIdx1,
input [1:0] rIdx2,
   input write, // write enable
                                                                             input [1:0] wIdx,
input [7:0] wData,
                                                                            output [7:0] read1,
output [7:0] read2,
wire [7:0] read1;
wire [7:0] read2;
wire [1:0] wIdx;
                                                                             input RST
wire [7:0] wData;
                                                                              reg [7:0] regFile [3:0];
                                                                              assign read1 = regFile[rIdx1];
                                                                              assign read2 = regFile[rIdx2];
assign negLED = wData[7];
                                                                              if(RST == 1) begin
regFile[0] = 8'b0;
regFile[1] = 8'b0;
regFile[2] = 8'b0;
    .rIdx1(iRs),
     .rIdx2(iRt),
                                                                                      regFile[3] = 8'b0;
     .write(cRegWrite),
     .wIdx(wIdx),
                                                                                      if(write) begin
     .wData(wData),
                                                                                          $display("wData = %d, wIdx = %d", wData, wIdx);
regFile[wIdx] = wData;
     .read1(read1),
     .read2(read2),
                                                                       endmodule
```

The register file module is defined at RegFile.v. The RegFile module has 4 data registers. The module is synchronized to the processor clock and handles data write and read.

1.4. The ALU

The part of Proc.v at the top and ALU.v at the bottom implements the ALU. ALU is a purely combinational module and was implemented with data flow style description.

1.5. The Data Memory

The part of Proc.v at the top and DMem.v at the bottom implements the data memory. This part manages the reading/writing of data to the data memory. The DMem module is synchronized to the processor's clock.

1.6. Writing back to register file and output

The part of Proc.v shown above controls the register write index and data signals according to opcode and operation results. Also, the write data (wData) is displayed at two 7-segment cells. In the final lab announcement pdf file, it was not specified what we should display for 'sw' and 'j' instruction results. So, our processor just always displays '00' for 'sw' and 'j' instructions.

```
input [3:0] hex,
21 v module RegWriteTo7Seg(
               input [7:0] reg_data,
               output [6:0] seg_high,
                                                                                                      datags ( ) optimizes ( ) optimizes ( ) optimizes ( ) a'ho: seg = 7'b111_1110; // abc_defg 4'h1: seg = 7'b110_1101; // abc_defg 4'h2: seg = 7'b110_1101;
               output [6:0] seg_low
                wire [3:0] high = reg_data[7:4];
                wire [3:0] low = reg data[3:0];
                                                                                                              4'h5: seg = 7'b101_1011;
4'h6: seg = 7'b101_1111;
4'h7: seg = 7'b111_0000;
                HexTo7Seg high display (
                     .hex(high),
                      .seg(seg_high)
                                                                                                              4'h9: seg = 7'b111_1011;
4'hA: seg = 7'b111_0111;
4'hB: seg = 7'b001_1111;
                 HexTo7Seg low display (
                                                                                                               4'hD: seg = 7'b011_1101;
4'hE: seg = 7'b100_1111;
                     .hex(low),
                      .seg(seg_low)
                                                                                                               default: seg = 7'b000 0000; // all segments off
        endmodule
```

The conversion to binary data to hexadecimal 7-segment output is performed by the 'RegWriteTo7Seg' module. It is defined at RegWriteTo7Seg.v as shown above. it comprises two submodules 'HexTo7Seg', which is defined at HexTo7Seg.v.

1.7. Handling RST input and Updating PC


The part of Proc.v shown above describes the synchronous behavior of our processor. The next PC is determined regarding whether the instruction is 'j' or not. The RST (Reset) signal is given asynchronously and resets the processor immediately. The synchronous submodules of Proc (RegFile and DMem) also share the RST signal, and they are also reset as the signal is given.

2. Simulation and FPGA Implementation Results

2.1. Simulation results


We tested out design with some programs we made according to the ISA. (The pseudocodes, machine codes, and the expected output of our testing programs are documented at Appendix.) The instruction memory module defined at <code>imem.v</code> shown above, replaces the role of the TA board used for actual testing. In all three programs we wrote, the output results (the values <code>segOut1</code> and <code>segOut16</code>) were as anticipated. The simulation results – both waveform and console outputs - are shown below.

Simulation result for program 1.




pc: 0
wData = 1, wIdx = 2
pc: 1
pc: 3
wData: 1
pc: 4
wData = 1, wIdx = 3
pc: 5
pc: x
pc: x

Simulation result for program 2.




```
pc: 0
                                 pc: 7
wData = 1, wIdx = 0
                                 wData = 5, wIdx = 3
                                 pc: 8
pc: 1
wData = 2, wIdx = 0
                                 wData = 11, wldx = 1
pc: 2
                                 pc: 9
wData = 4, wIdx = 0
                                 wData = 12, wIdx = 0
                                 pc: 10
pc: 3
wData = 2, wIdx = 1
                                 wData = 17, wIdx = 2
pc: 4
wData = 6, wIdx = 2
                                 # run 1.00us
pc: 5
                                 pc: 11
wData: 6
                                 wData = 254, wIdx = 1
pc: 6
                                 nc: 12
                                 Console Compilation Log
wData = 6, wIdx = 3
```

Simulation result for program 3.




2.2. FPGA implementation results



The figure above shows the FPGA implementation result of our microprocessor. The output values are displayed at the first and second 7-segment. Also, the sixth tactile switch is the reset button. The test results for FPGA implementation were consistent with our simulation results.

3. Additional Features

3.1. PC and Opcode display




```
24
25 v module Opcode2Seg(
input [1:0] opcode,
27
28 v );
29
30 v assign seg =
(opcode == 2'b00) ? 7'b1110111 : // 'A' (add)
(opcode == 2'b10) ? 7'b0001110 : // 'L' (lw)
(opcode == 2'b10) ? 7'b0111000 : 0; // 'J' (j)

36
37 endmodule
38
```

In addition to the output display, we put extra displays for the current PC and the opcode of current instruction. We showed the opcode as one of the symbolic characters (A, L, S, and J) through the Opcode2Seg module defined at Opcode2Seg. v. (Actually, this feature helped us debug the hardware).


3.2. Negative number output indicator



We also added an LED display that indicates negative number outputs of an operation. The processor takes the MSB of the two's complement output and lights up the LED if the output is a negative number.

3.3. Processor interrupt switch

We added a switch that interrupts the processor and halts the execution of instructions. But we thought that just halting is quite bland. So, we designed it so that the text 'CG LEE' blinks on five of the 7-segment displays, during the halt state. We chose the text to express our respect and fondness for Professor Lee.



We needed a periodic clock signal to make the text blink. But the main clock is frozen, so we added a secondary clock 'haltCLK' which activates only at halt state. The code below shows the modified parts of freqDivider.v and Proc.v.

```
assign segOut16 = (HALT == 0) ? sOut16 : ((haltCLK) ? 7'b1001110 : 0); // C
assign segOut1 = (HALT == 0) ? sOut1 : ((haltCLK) ? 7'b1011110 : 0); // G
assign segPc16 = (HALT == 0) ? sPc16 : ((haltCLK) ? 7'b1001111 : 0); // E
assign segPc1 = (HALT == 0) ? sPc1 : ((haltCLK) ? 7'b1001111 : 0); // E
assign segOpcode = (HALT == 0) ? op2seg : ((haltCLK) ? 7'b1001111 : 0); // E
```

Appendix. Test case programs used to test our design

Test program #1 (from final lab pdf)

Address	Machine code	Meaning		Expected Output
0x00	0100 1001	S2 <- Mem[S0+1]	S2 <- 1	0x01
0x01	1100 0001	PC <- (PC+1) + 1	Goto 0x03	0x00
0x02	0001 1000	S0 <- S1 + S2	(Skipped)	
0x03	1010 1001	Mem[S2+1] <- S2	Mem[2] <- 1	0x00
0x04	0100 1101	S3 <- S0 + 1	S3 <- 1	0x01
0x05	-	End		-

Expected output sequence:

(Start) ->
$$0x01 -> 0x00 -> 0xxx -> 0x01 ->$$
 (End)

Test program #2 (store and load test)

Address	Machine code	Meaning		Expected Output
0x00	0100 0001	S0 <- Mem[S0+1]	S0 <- 1	0x01
0x01	0000 0000	S0 <- S0 + S0	S0 <- 2	0x02
0x02	0000 0000	S0 <- S0 + S0	S0 <- 4	0x04
0x03	0100 0110	S1 <- Mem[S0-2]	S1 <- 2	0x02
0x04	0000 0110	S2 <- S0 + S1	S2 <- 6	0x06
0x05	1011 1001	Mem[S3+1] <- S2	Mem[1] <- 6	0x00
0x06	0111 1101	S3 <- Mem[S3+1]	S3 <- 6	0x06
0x07	0111 1111	S3 <- Mem[S3-1]	S3 <- 5	0x05
0x08	0010 1101	S1 <- S2 + S3	S1 <- 11	0x0b
0x09	0101 0001	S0 <- Mem[S1+1]	S0 <- 12	0x0c
0x0a	0000 1110	S2 <- S0 + S3	S2 <- 17	0x0b
0x0b	0110 0101	S1 <- Mem[S2+1]	S1 <- (-2)	0xfe
0x0c	-	End		-

Expected output sequence:

(Start) ->
$$0x01 -> 0x02 -> 0x04 -> 0x02 -> 0x06 -> 0x00 -> 0x06 -> 0x05 -> 0x0b -> 0x0c -> 0x0b -> 0x0e -> 0$$

Test program #3 (jump test)

Address	Machine code	Meaning		Expected Output
0x00	0100 0001	S0 <- Mem[S0+1]	S0 <- 1	0x01
0x01	1100 0001	PC <- (PC+1) + 1	Goto 0x03	0x00
0x02	1100 0001	PC <- (PC+1) + 1	(Skipped)	
0x03	0000 0000	S0 <- S0 + S0	S0 <- 2	0x02
0x04	1100 0001	PC <- (PC+1) + 1	Goto 0x06	0x00
0x05	1100 0001	PC <- (PC+1) + 1	(Skipped)	
0x06	0000 0000	S0 <- S0 + S0	S0 <- 4	0x04
0x07	1100 0001	PC <- (PC+1) + 1	Goto 0x09	0x00
0x08	1100 0001	PC <- (PC+1) + 1	(Skipped)	
0x09	0000 0000	S0 <- S0 + S0	S0 <- 8, 16, 32,	0x08, 0x10, 0x20,
0x0a	1100 0010	PC <- (PC+1) -2	Goto 0x09	0x00

Expected output sequence:

(Start) ->
$$0x01 -> 0x00 -> 0x02 -> 0x00 -> 0x04 -> 0x00 -> 0x08 -> 0x00 -> 0x10 -> 0x00 -> 0x20 -> 0x00 -> ... (Infinite loop)$$

Test program #4 (jump and load test)

Address	Machine code	Meaning		Expected Output
0x00	0100 0001	S0 <- Mem[S0+1]	S0 <- 1	0x01
0x01	1100 0001	PC <- (PC+1) + 1	Goto 0x03	0x00
0x02	1100 0001	PC <- (PC+1) + 1	(Skipped)	
0x03	0101 1001	S2 <- Mem[S1+1]	S2 <- 1	0x01
0x04	0010 1010	S2 <- S2 + S2	S2 <- 2	0x02
0x05	0010 1010	S2 <- S2 + S2	S2 <- 4	0x04
0x06	0010 1010	S2 <- S2 + S2	S2 <- 8	0x08
0x07	0010 1010	S2 <- S2 + S2	S2 <- 16	0x10
0x08	0010 1110	S2 <- S2 + S3	S2 <- 17	0x11
0x09	0110 1101	S3 <- Mem[S2+1]	S3 <1	0xff
0x0a	0000 1100	S0 <- S0 + S3	S0 <- S0 - 1	0x00, 0xff, 0xfe,
0x0b	1100 0010	PC <- (PC+1) - 2	Goto 0x0a	0x00

Expected output sequence:

(Start) ->
$$0x01 -> 0x00 -> 0x01 -> 0x02 -> 0x04 -> 0x08 -> 0x10 -> 0x11 -> 0xff -> 0x00 -> 0xff -> 0$$