
Assignment. Explain Master-slave flipflop. gred with two JEFFS by connecting in sen one of these flipflops, one flipflop works the master and the other flipflop works a slove. The connection of those flipfleps be done like thin, the master flipflop output can be connected to the inputs of the slave - Flop. Here slove flipflop's outputs can be conn. - ected to the inputs of the moster flip flop. ip also used addition to two flip flops. The inverter connection can be done in such away that where the inverted CLK pulse can be com ected to the slove Flipflop. In Other terms, if cle pulse in 0 for a manter flipflop, then cle pulse will be 1 ar for a slove flipfl op. Similarly, when Clk pulpe in 1 for mos ter flipflopy then CLK pulpe cuill be ofor



· OF J=J and k=0, then the of the master

FF Q' goes to the input J of the slove FF

4 then cir's negative transition sets the slove FF

And copies the master. · SF J=1 and k=1, then it toggles over the clk's positive transtion and therefore the slave toggles over the clk's negative transition. · If both Janak are O, then the ff can be immobilized & premains unmovable. Emplain triggering. In digital circuits, two methods of trigent ing are ponnible, nomely edge trigering and level trigering, which target trigger that sign all to switch from one state to the other. Edge triggering. d't in used wherever it is required to identify the transition in the state of the input signal from low to high or from high to low. It is commonly applied to Synchronous circuits, include ding tlip-flops and counters. More often, edge triggering in advantageous when high occur dry of Aming in required.

In edge triggering, the rapid change in the sinput signal that is sampled by the circuitis clock signal leads to a change in the signal. This edge, referred to as the triggering trigger rage of the plune, may be arising, that in from a low state to high, or falling, thating from a high to low, depending on the circuit implementation. When the obtput signal crosses the trigger edge, the arcust changes the state Of the output signal. Advanges of Edge triggering. Precise timing
Reliability Jig; Positive Edge Triger. Fig', Negative Edge Trigger.

Date Page -

· Disadvantages of Edge triggening.

6) Complex Design

2. Level Triggering.

It is a kind of triggering that determinent a signal at a certain level rather than the change of its state. It gives some output when it is required to know the value of the signal at some point in time and not just a change in state. level triggering is commonly used in data acquishion and control systems because of the need for a constant level of input signal documentation.

level triggering is continuously included that checks for the input signal, and the output in produced when the input signal in at the determined level and above. This level can be high or low depending on the design of this circuit type. The output signal depends on the triggered state until the input signal designed below the trigger level.

	Date Page
	- Advantages of level triggering.
(a)	Simpler Circuit Design.
	Disadvantages of level triggering.
(a)	longer Trigger Duration.
	Fig. Positive level Prigger.
	figi. Negative level Trigger.

1 1 2