CSC 411

Computer Organization (Spring 2022)
Lecture 17: Hazards, Branch Prediction

Prof. Marco Alvarez, University of Rhode Island


Hazards

Disclaimer

Some of the following slides are adapted from:

Computer Organization and Design (Patterson and Hennessy)

The Hardware/Software Interface



Hazards


- Situations that prevent starting the next instruction in the next cycle
- Structure hazards
 - · a required resource is busy
- Data hazard
 - need to wait for previous instruction to complete its data read/write
- Control hazard
 - · deciding on control action depends on previous instruction

Structural hazards

- Conflict for use of a resource
- ► In RISC-V pipeline with a single memory
 - · load/store requires data access
 - instruction fetch would have to stall for that cycle
 - would cause a pipeline "bubble"
- Hence, pipelined datapaths require separate instruction/data memories
 - or separate instruction/data caches


Data hazards

- An instruction depends on completion of data access by a previous instruction
- ►add x19, x0, x1 sub x2, x19, x3




Forwarding (aka bypassing)

- Use result when it is computed
 - · don't wait for it to be stored in a register
 - · requires extra connections in the datapath



Pipeline stall

- Can't always avoid stalls by forwarding
 - if value not computed when needed



Code scheduling to avoid stalls

 Reorder code to avoid use of load result in the next instruction


```
A = B + E:
      C = B + F:
  ld \times 1, 0(\times 0)
                                ld \times 1, 0(\times 0)
  ld x2, 8(x0)
                                ld x2, 8(x0)
\bigstar add x3, x1, x2
                                 ld \times 4, 16(\times 0)
  sd x3, 24(x0)
                                 add x3, x1, x2
  ld x4, 16(x0)
                                 sd x3, 24(x0)
\bigstar add x5, x1, x4
                                 add x5, x1, x4
  sd x5, 32(x0)
                                 sd x5, 32(x0)
                                       11 cycles
        13 cycles
```

Control hazards

- Branch determines flow of control
 - · fetching next instruction depends on branch outcome
 - pipeline can't always fetch correct instruction
 - still working on ID stage of branch
- ► In RISC-V pipeline
 - need to compare registers and compute target early in the pipeline
 - · add hardware to do it in ID stage

Stall on branch

 Wait until branch outcome determined before fetching next instruction



Branch prediction

- Longer pipelines can't readily determine branch outcome early
 - stall penalty becomes unacceptable
- Predict outcome of branch
 - · only stall if prediction is wrong
- ► In RISC-V pipeline
 - · can predict branches not taken
 - · fetch instruction after branch, with no delay

Predicting branches are not taken 400 600 800 1000 1200 1400 execution (in instructions) correct Data access add x4, x5, x6 prediction nstruction Data beq x1, x0, 40 ALU nstruction lw x3, 400(x0) ALU fetch 400 1000 1200 1400 600 800 execution Data add x4, x5, x6 ALU incorrect ALU prediction 200 ps ror x7, x8, x9

More realistic branch prediction

- Static branch prediction
 - · based on typical branch behavior
 - · example: loop and if-statement branches
 - predict backward branches taken (lower address)
 - · predict forward branches not taken
- Dynamic branch prediction
 - · hardware measures actual branch behavior
 - · e.g., record recent history of each branch
 - assume future behavior will continue the trend
 - · when wrong, stall while re-fetching, and update history

Pipeline summary

- Pipelining improves performance by increasing instruction throughput
 - · executes multiple instructions in parallel
 - · each instruction has the same latency
- Subject to hazards
 - · structure, data, control
- Instruction set design affects complexity of pipeline implementation

