
CSC 411

Computer Organization (Spring 2022) Lecture 12: Arithmetic Operations

Prof. Marco Alvarez, University of Rhode Island

Nehalem /nəˈheɪləm/[1] is the codename for an Intel processor microarchitecture released in November 2008.^[2] Nehalem was used in the first generation of the Intel Core processors (Core i7 and i5, with Core i3 being based on the subsequent Westmere and Sandy Bridge designs). Nehalem is the successor to the older Core microarchitecture (Intel Core 2 processors).[3]



Disclaimer

Some of the following slides are adapted from:

Computer Organization and Design (Patterson and Hennessy)

The Hardware/Software Interface



Addition/Subtraction

Topics

- Operations on integers
 - · addition and subtraction
 - · multiplication and division
 - · dealing with overflow

Integer addition (0)(Carries) 0 0 (0) 0(1) 00000 0000 0000 0000 0000 0000 0000 $0111_{two} = 7_{ten}$ 0000 0000 0000 0000 0000 0000 0000 0110_{two} = 6_{ten} 0000 0000 0000 0000 0000 0000 0000 $1101_{two} = 13_{ten}$

Integer addition

- Overflow if result out of range
 - · adding positive and negative operands, no overflow
 - · adding two positive operands
 - overflow if result's most significant bit is 1

e.g. using 8 bits perform 57+80

- · adding two negative operands
 - · overflow if result's most significant bit is 0

Operation	Operand A	Operand B	Result indicating overflow			
A + B	≥0	≥ 0	< 0			
A + B	< 0	< 0	≥ 0 < 0 ≥ 0			
A – B	≥ 0	< 0				
A – B	< 0	≥ 0				
Copyright © 2021 Elsevier Inc. All rights reserved						

Integer subtraction

```
0000 0000 0000 0000 0000 0000 0000 0111<sub>two</sub> = 7_{ten}
0000 0000 0000 0000 0000 0000 0000 0110<sub>two</sub> = 6_{ten}
```

- Add negation of second operand
 - · Two's complement negation
 - invert all bits and add 1 (special cases negate smallest negative)

```
0000 0000 0000 0000 0000 0000 0000 0111<sub>two</sub> = 7_{ten}
1111 1111 1111 1111 1111 1111 1111 1010_{two} = -6_{ten}
```

Copyright © 2021 Elsevier Inc. All rights reserved

Integer subtraction


- Overflow if result out of range
 - subtracting two positive or two negative operands, no overflow
 - · subtracting positive from negative operand
 - overflow if result's most significant bit is 0
 - subtracting negative from positive operand
 - overflow if result's most significant bit is 1


Arithmetic for multimedia


- Graphics and media processing operates on vectors of 8-bit and 16-bit data
 - use 64-bit adder, with partitioned carry chain
 - operate on 8×8-bit, 4×16-bit, or 2×32-bit vectors
 - SIMD (single-instruction, multiple-data)
- Saturating operations
 - · on overflow, result is largest representable value
 - · c.f. 2s-complement modulo arithmetic
 - · e.g., clipping in audio, saturation in video


SIMD instructions


Multiplication

















Division

- ► Check for 0 divisor
- Long division approach
 - · if divisor ≤ dividend bits
 - 1 bit in quotient, subtract
- Otherwise
 - · 0 bit in quotient, bring down next dividend bit
- Restoring division
 - do the subtract, and if remainder goes < 0, add divisor back
- Signed division
 - · divide using absolute values
 - adjust sign of quotient and remainder as required

| quotient | 1001 | dividend | -1000 | 1001010 | dividend | -1000 | di

10 101 1010 -1000 remainder 10



Division example

Iteration	Step	Quotient	Divisor	Remainder
0	0 Initial values		0010 0000	0000 0111
1: Rem = Rem - Div		0000	0010 0000	1110 0111
1	2b: Rem $< 0 \implies +Div$, SLL Q, Q0 = 0	0000	0010 0000	0000 0111
	3: Shift Div right	0000	0001 0000	0000 0111
	1: Rem = Rem - Div	0000	0001 0000	1111 0111
2	2b: Rem $< 0 \implies$ +Div, SLL Q, Q0 = 0	0000	0001 0000	0000 0111
	3: Shift Div right	0000	0000 1000	0000 0111
	1: Rem = Rem - Div	0000	0000 1000	1111 1111
3	2b: Rem $< 0 \implies$ +Div, SLL Q, Q0 = 0	0000	0000 1000	0000 0111
	3: Shift Div right	0000	0000 0100	0000 0111
4	1: Rem = Rem - Div	0000	0000 0100	0000 0011
	2a: Rem $\geq 0 \implies$ SLL Q, Q0 = 1	0001	0000 0100	0000 0011
	3: Shift Div right	0001	0000 0010	0000 0011
	1: Rem = Rem - Div	0001	0000 0010	0000 0001
5	2a: Rem $\geq 0 \implies$ SLL Q, Q0 = 1	0011	0000 0010	0000 0001
	3: Shift Div right	0011	0000 0001	0000 0001

