CSC 411

Computer Organization (Spring 2022) Lecture 16: Basic CPU design, Pipelining

Prof. Marco Alvarez, University of Rhode Island

Introduction

- CPU performance factors
 - instruction count (determined by ISA and compiler)
 - CPI and cycle time (determined by CPU hardware)
- We will examine two RISC-V implementations
 - · a simplified version
 - a more realistic pipelined version
- Simple instruction subset, shows most aspects
 - memory reference: ld, sd
 - arithmetic/logical: add, sub, and, or
 - · control transfer: beq

Disclaimer

Some of the following slides are adapted from:

Computer Organization and Design (Patterson and Hennessy)

The Hardware/Software Interface




Instruction execution


- ► PC → instruction memory, fetch instruction
- ► Register numbers → register file, read registers
- Depending on instruction class
 - use ALU to calculate
 - · arithmetic result
 - · memory address for load/store
 - · branch comparison
- · access data memory for load/store
- PC ← target address or PC + 4


Single-cycle CPU

Implementation overview

- CPU operations common to all instructions
 - use program counter (PC)
 - · read register values
- Need memory
 - · to store instructions
 - · to store data
- Need registers, ALU, and control logic







From logic design basics

- Information encoded in binary
 - low voltage = 0, high voltage = 1
 - one wire per bit
 - · multi-bit data encoded on multi-wire buses
- Combinational element
 - · operate on data
 - · output is a function of input
- ► State (sequential) elements
 - store information

AND gate Ander


Multiplexer

State elements

- Program counter
- Instruction memory
- Register file
- Data memory

Basic instruction processing

- ► Each instruction takes a single clock cycle
 - only combinational logic is used to implement execution
- Clock cycle time determined by the critical path (longest delay path)



https://safari.ethz.ch/digitaltechnik/spring2022/lib/exe/fetch.php?media=onur-digitaldesign_comparch-2022-lecture11-microarchitecture-fundamentals-afterelecture.pdf

Clocking methodology

- Combinatorial logic transforms data during clock cycles
 - between clock edges
 - input from state elements, output to state element
 - · longest delay determines clock period




Any inputs to a state element must reach a stable value (that is, have reached a value from which they will not change until after the clock edge) before the active clock edge causes the state to be updated. All state elements in this chapter, including memory, are assumed positive edge-triggered; that is, they change on the rising clock edge.

An edge-triggered methodology allows a state element to be read and written in the same clock cycle without creating a race that could lead to indeterminate data values. Of course, the clock cycle still must be long enough so that the input values are stable when the active clock edge occurs.

Building a data path


- Datapath
 - elements that process data and addresses in the CPU
 - registers, ALUs, mux's, memories, ...
- We will build a MIPS datapath incrementally
 - refining the overview design



► Read two register operands

R-format instructions


- Perform arithmetic/logical operation
- Write register result



The two elements needed to implement R-format ALU operations are the register file and the ALU. The register file always outputs the contents of the registers corresponding to the Read register inputs on the outputs; no other contro inputs are needed. In contrast, a register write must be explicitly indicated by asserting the write control signal. The inputs carrying the register number to the register file are all 5 bits wide, whereas the lines carrying data values are 32 bits wide. The operation signal, which will be 4 bits wide. We will use the Zero detection output of the ALU shortly to implement conditional branches.


Load/store instructions

- Read register operands
- Calculate address using 12-bit offset
 - use ALU, but sign-extend offset
- Load: Read memory and update register
- Store: Write register value to memory




Branch instructions


- Read register operands
- Compare operands
 - use ALU, subtract and check Zero output
- Calculate target address
 - · sign-extend displacement
 - shift left 1 place (halfword displacement)
 - · add to PC value



Composing the elements

- First-cut data path does an instruction in one clock cycle
 - · each datapath element can only do one function at a time
 - · hence, we need separate instruction and data memories
- Use multiplexers where alternate data sources are used for different instructions





ALU control

► ALU used for:

• Load/Store: F = add

• Branch: F = subtract

• R-type: F depends on opcode

ALU control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract


Instruction opcode	ALUOp	Operation	Funct7 field	Funct3 field	Desired ALU action	ALU control input
lw	00	load word	XXXXXXX	XXX	add	0010
SW	00	store word	XXXXXXX	XXX	add	0010
beq	01	branch if equal	XXXXXXX	XXX	subtract	0110
R-type	10	add	0000000	000	add	0010
R-type	10	sub	0100000	000	subtract	0110
R-type	10	and	0000000		AND	0000
R-type	10	or	0000000	110	OR	0001

Control signals from instruction

Name						
(Bit positio	n) 31:25	24:20	19:15	14:12	11:7	6:0
(a) R-type	funct7	rs2	rs1	funct3	rd	opcode
(b) I-type	immediate	e[11:0]	rs1	funct3	rd	opcode
(c) S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode
(d) SB-type	immed[12,10:5]	rs2	rs1	funct3	immed[4:1,11]	opcode

ALI	J O p	Funct7 field							Fu	nct3 fi		
ALUOp1	ALUOp0	I[31]	I[30]	I[29]	I[28]	I[27]	I[26]	I[25]	I[14]	I[13]	I[12]	Operation
0	0	Χ	Х	Х	Х	Х	Х	Х	Х	Х	Х	0010
Х	1	Χ	Х	Х	Х	Х	Х	Х	Х	Х	Х	0110
1	X	0	0	0	0	0	0	0	0	0	0	0010
1	X	0	1	0	0	0	0	0	0	0	0	0110
1	Х	0	0	0	0	0	0	0	1	1	1	0000
1	Х	0	0	0	0	0	0	0	1	1	0	0001

Datapath with control



Control lines


In almost an	ALUG	Memto-	_		Mem-	D	A1110-4	ALU0-0
Instruction	ALUSIC	Reg	Write	Read	Write	Branch	ALUOp1	ALUUPU
R-format	0	0	1	0	0	0	1	0
lw	1	1	1	1	0	0	0	0
sw	1	Х	0	0	1	0	0	0
beq	0	Х	0	0	0	1	0	1

The setting of the control lines is completely determined by the opcode fields of the instruction.

Performance issues

- Longest delay determines clock period
 - · critical path: load instruction
 - instruction memory → register file → ALU → data memory → register file
- Not feasible to vary period for different instructions
- Violates design principle
 - · making the common case fast
- We will improve performance by pipelining

Pipelined execution



RISC-V pipeline

- Five stages, one step per stage
 - **IF**: instruction fetch from memory
 - ID: instruction decode & register read
 - EX: execute operation or calculate address
 - MEM: access memory operand
 - WB: write result back to register

Single-cycle datapath with pipeline stages IF: Instruction fetch ID: Instruction decode/ register file read Add part of the read of the

Each step of the instruction can be mapped onto the datapath from left to right. The only exceptions are the update of the PC and the write-back step, shown in color, which sends either the ALU result or the data from memory to the left to be written into the register file. Normally we use color lines for control, but these are data lines.

Pipeline performance


- Assume time for stages is
 - 100ps for register read or write
 - 200ps for other stages

Instruction class	Instruction fetch	Register read	ALU operation	Data access	Register write	Total time
Load word (lw)	200 ps	100 ps	200 ps	200 ps	100 ps	800 ps
Store word (sw)	200 ps	100 ps	200 ps	200 ps		700 ps
R-format (add, sub, and, or)	200 ps	100 ps	200 ps		100 ps	600 ps
Branch (beq)	200 ps	100 ps	200 ps			500 ps

Lets compare pipelined datapath with single-cycle datapath

ID stage, when it is not being written, and the unshaded right half in dashed lines in the WB stage, when it is not being read. As before, we assume the register file is written in the first half of the clock cycle and the register file is read

Pipeline performance



Both use the same hardware components, we see a fourfold speed-up on average time between instructions, from 800 ps down to 200 ps. The pipeline stage times of a computer are also limited by the slowest resource, either the ALU operation or the memory access. We assume the write to the register file occurs in the first half of the clock cycle and the read from the register file occurs in the second half. We use this assumption throughout this chapter.

Pipeline speedup

- If all stages are balanced
 - · i.e., all take the same time
 - time between pipelined instructions is the time between non-pipelined instructions divided by the number of stages
- ► If not balanced, speedup is less
- Speedup due to increased throughput
 - · Latency (time for each instruction) does not decrease

Pipelining and ISA design

- RISC-V ISA designed for pipelining
 - all instructions are 32-bits (or 64 bits)
 - easier to fetch and decode in one cycle
 - c.f. x86: 1- to 17-byte instructions
 - few and regular instruction formats
 - · can decode and read registers in one step
 - load/store addressing
 - can calculate address in 3rd stage, access memory in 4th stage