

# CSC 411


## Computer Organization (Spring 2022) Lecture 7: Representing instructions

Prof. Marco Alvarez, University of Rhode Island

## Disclaimer

Some of the following slides are adapted from:

Computer Organization and Design (Patterson and Hennessy)  
The Hardware/Software Interface



### RISC-V operands

Name	Example	Comments
32 registers	x0-x31	Fast locations for data. In RISC-V, data must be in registers to perform arithmetic. Register x0 always equals 0.
2 <sup>30</sup> memory words	Memory[0], Memory[4], ..., Memory[4,294,967,292]	Accessed only by data transfer instructions. RISC-V uses byte addresses, so sequential word accesses differ by 4. Memory holds data structures, arrays, and spilled registers.

### RISC-V assembly language

Category	Instruction	Example	Meaning	Comments
Arithmetic	Add	add x5, x6, x7	$x5 = x6 + x7$	Three register operands: add
	Subtract	sub x5, x6, x7	$x5 = x6 - x7$	Three register operands: subtract
	Add immediate	addi x5, x6, 20	$x5 = x6 + 20$	Used to add constants
	Load word	lw x5, 40(x6)	$x5 = \text{Memory}[x6 + 40]$	Word from memory to register
	Load word, unsigned	lwu x5, 40(x6)	$x5 = \text{Memory}[x6 + 40]$	Unsigned word from memory to register
	Store word	sw x5, 40(x6)	$\text{Memory}[x6 + 40] = x5$	Word from register to memory
	Load halfword	lh x5, 40(x6)	$x5 = \text{Memory}[x6 + 40]$	Halfword from memory to register
	Load halfword, unsigned	lhu x5, 40(x6)	$x5 = \text{Memory}[x6 + 40]$	Unsigned halfword from memory to register
	Store halfword	sh x5, 40(x6)	$\text{Memory}[x6 + 40] = x5$	Halfword from register to memory
	Load byte	lb x5, 40(x6)	$x5 = \text{Memory}[x6 + 40]$	Byte from memory to register
Data transfer	Load byte, unsigned	lbu x5, 40(x6)	$x5 = \text{Memory}[x6 + 40]$	Byte unsigned from memory to register
	Store byte	sb x5, 40(x6)	$\text{Memory}[x6 + 40] = x5$	Byte from register to memory
	Load reserved	lrd x5, (x6)	$x5 = \text{Memory}[x6]$	Load: 1st half of atomic swap
	Store conditional	scd x7, x5, (x6)	$\text{Memory}[x6] = x5; x7 = 0/1$	Store: 2nd half of atomic swap
	Load upper immediate	lui x5, 0x12345000	$x5 = 0x12345000$	Loads 20-bit constant shifted left 12 bits
	And	and x5, x6, x7	$x5 = x6 \& x7$	Three reg. operands: bit-by-bit AND
	Inclusive or	or x5, x6, x8	$x5 = x6 \mid x8$	Three reg. operands: bit-by-bit OR
	Exclusive or	xor x5, x6, x9	$x5 = x6 \wedge x9$	Three reg. operands: bit-by-bit XOR
	And immediate	andi x5, x6, 20	$x5 = x6 \& 20$	Bit-by-bit AND reg. with constant
	Inclusive or immediate	ori x5, x6, 20	$x5 = x6 \mid 20$	Bit-by-bit OR reg. with constant
Logical	Exclusive or immediate	xori x5, x6, 20	$x5 = x6 \wedge 20$	Bit-by-bit XOR reg. with constant
	Shift left logical	sll x5, x6, x7	$x5 = x6 \ll x7$	Shift left by register
	Shift right logical	srl x5, x6, x7	$x5 = x6 \gg x7$	Shift right by register
	Shift right arithmetic	sra x5, x6, x7	$x5 = x6 \gg x7$	Arithmetic shift right by register
	Shift left logical immediate	slli x5, x6, 3	$x5 = x6 \ll 3$	Shift left by immediate
	Shift right logical immediate	srli x5, x6, 3	$x5 = x6 \gg 3$	Shift right by immediate
	Shift right arithmetic immediate	srai x5, x6, 3	$x5 = x6 \gg 3$	Arithmetic shift right by immediate

## Representing instructions

## Representing instructions

- Instructions are encoded in binary
  - called machine code
- RISC-V instructions
  - encoded as 32-bit instruction words
  - small number of formats encoding operation code (opcode), register numbers, ...
  - regularity !

## RISC-V R-format instructions

- Instruction fields
  - opcode: operation code
  - rd: destination register number
  - funct3: 3-bit function code (additional opcode)
  - rs1: first source register number
  - rs2: second source register number
  - funct7: 7-bit function code (additional opcode)

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

## Example

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

**add x9, x20, x21**

0	21	20	0	9	51
0000000	10101	10100	000	01001	0110011

$00000001010110100000010010110011_2 = 015A04B3_{16}$

## RISC-V I-format instructions

- Immediate arithmetic and load instructions
  - rs1: source or base address register number
  - immediate: constant operand, or offset added to base address
    - two's complement, sign extended
- Different formats complicate decoding, but allow 32-bit instructions uniformly
  - keep formats as similar as possible

immediate	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits

## RISC-V S-format instructions

- Different immediate format for store instructions
  - rs1**: base address register number
  - rs2**: source operand register number
  - immediate**: constant operand, or offset added to base address
    - split so that **rs1** and **rs2** fields always in the same place

imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

## Instruction encoding

Instruction	Format	funct7	rs2	rs1	funct3	rd	opcode
add (add)	R	0000000	reg	reg	000	reg	0110011
sub (sub)	R	0100000	reg	reg	000	reg	0110011
Instruction	Format	immediate		rs1	funct3	rd	opcode
addi (add immediate)	I	constant		reg	000	reg	0010011
lw (load word)	I	address		reg	010	reg	0000011
Instruction	Format	immed- -iate	rs2	rs1	funct3	immed- -iate	opcode
sw (store word)	S	address	reg	reg	010	address	0100011

“**reg**” means a register number between 0 and 31 and  
 “**address**” means a 12-bit address or constant. The  
*funct3* and *funct7* fields act as additional opcode fields.

## Instruction encoding

R-type Instructions	funct7	rs2	rs1	funct3	rd	opcode	Example
add (add)	0000000	00011	00010	000	00001	0110011	add x1, x2, x3
sub (sub)	0100000	00011	00010	000	00001	0110011	sub x1, x2, x3
I-type Instructions	immediate	rs2	rs1	funct3	rd	opcode	Example
addi (add immediate)	001111101000	00010	000	00001	0010011		addi x1, x2, 1000
lw (load word)	001111101000	00010	010	00001	0000011		lw x1, 1000 (x2)
S-type Instructions	immed- -iate	rs2	rs1	funct3	immed- -iate	opcode	Example
sw (store word)	0011111	00001	00010	010	01000	0100011	sw x1, 1000(x2)

Format	Instruction	Opcode	Funct3	Funct6/7	
R-type	add	0110011	000	0000000	
	sub	0110011	000	0100000	
	sll	0110011	001	0000000	
	xor	0110011	100	0000000	
	srl	0110011	101	0000000	
	sra	0110011	101	0000000	
	or	0110011	110	0000000	
	and	0110011	111	0000000	
I-type	l. d	0110011	011	0001000	
	sc.d	0110011	011	0001100	
	lb	0000011	000	n.a.	
	lh	0000011	001	n.a.	
	lw	0000011	010	n.a.	
	lbu	0000011	100	n.a.	
	lhu	0000011	101	n.a.	
	addi	0010011	000	n.a.	
S-type	slli	0010011	001	0000000	
	xori	0010011	100	n.a.	
	srlt	0010011	101	0000000	
	srai	0010011	101	0100000	
	ori	0010011	110	n.a.	
	andi	0010011	111	n.a.	
	jalr	1100111	000	n.a.	
	sb	0100011	000	n.a.	
SB-type	sh	0100011	001	n.a.	
	sw	0100011	010	n.a.	
	beq	1100111	000	n.a.	
	bne	1100111	001	n.a.	
U-type	blt	1100111	100	n.a.	
	bge	1100111	101	n.a.	
	bltu	1100111	110	n.a.	
	bgue	1100111	111	n.a.	
UJ-type	lui	0110111	n.a.	n.a.	
funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

What is the assembly language corresponding to this instruction?


0x00578833

## Stored computer programs

- ▶ Instructions represented in binary, just like data
  - instructions and data stored in memory
- ▶ Binary compatibility allows compiled programs to work on different computers
  - standardized ISAs

## Memory layout

- ▶ Stack/Heap (**stack pointer**)
  - space for the run-time stack (local procedures)
  - dynamically allocated data
- ▶ Globals (**global pointer**)
  - global variables
- ▶ Text (**program counter**)
  - instructions



[https://chortle.ccsu.edu/AssemblyTutorial/Chapter-10/ass10\\_3.html](https://chortle.ccsu.edu/AssemblyTutorial/Chapter-10/ass10_3.html)