# EXPERIMENT -08 VLSI DESIGN - LAB (EEM 614)





NAME – SURAJ ROLL NO. -2201769 **AIM:** Design a one-bit D-latch and positive edge triggered D-FF with CD4007 and 180nm technology node.

# I have Considered the following points while performing simulation for proper generation of output

- The input signal should not change during this period
- The data must remain stable after the clock transition to avoid incorrect latching.

## 1. D-LATCH






## **D-LATCH TRUTH TABLE**


D	CLK	Qn	Q <sub>n+1</sub>	State
х	0	0	0	Hold
х	0	1	1	Hold
0	1	Х	0	Reset
1	1	Х	1	Set

# **OUTPUT FORM FOR 180nm Technology:**



## For latched condition






## For latched condition




# 2.D-FLIP FLOP

# **CIRCUIT DIGRAM**



Positive Edge Triggered D-Flip Flop


#### SCHEMATIC DIAGRAM



## **D-LATCH TRUTH TABLE**

Clock (CLK)	Data Input (D)	Previous Output (Q <sup>n</sup> )	Next Output (Q <sup>n+1</sup> )	State
1 (Positive Edge)	0	X	0	Reset
1 (Positive Edge)	1	X	1	Set
0 or ↓ (Negative Edge)	Х	Q <sup>n</sup>	Q <sup>n</sup>	Hold
1 (Positive Edge)	Х	Q <sup>n</sup>	Q <sup>n</sup>	Hold

# **OUTPUT FOR 180nm technology node**



# **OUTPUT FOR CD4007 technology node**

