Subject: "Logic circuit"

Lecture 1: Introduction

Ganesh Adhikari

ganeshadhikarireal@gmail.com ganeshpa@nec.edu.np

Introduction

Books:

1. A text book of "Logic Circuit and Modern Digital Techniques".

by Ganesh Adhikari.

2. "Digital Logic and Computer Design".

by M.Mano.

3. "Computer System Architecture".

by M.Mano.

Course Contents:

- 1. Introduction.
- 2. Number system and codes.
- 3. Boolean Algebra and Logic Gates.
- 4. Simplification of Boolean Function.
- 5. Combinational logic.
- 6. MSI and LSI components in combinational logic design.
- Sequential logic.
- 8. Register, Counter and Memory unit.
- 9. Arithmetic Logic Units.

Analog representations

➤ Quantity vary over a continuous range of values and any value within

limited range implies meaning.

Analog = Continuous


eg.

Automobile Speedometer.

☐ Audio-microphone.

Deflection type Multimeter.

Sine wave of Oscilloscope etc.



Digital representations


Digital representations

- ☐ Quantity changes in discrete steps and deals with only two values, logic high or logic low.
- ☐ Any value within limited range does not implies any meaning.

Digital = Discrete (Step by Step)

eg.

- Digital Watch.
- Numerical readout Calculator.
- Numerical readout Multimeter.
- Sand grains on Beach etc.



Digital Techniques Advantages

Important advantages are:

- > Easier to design.
- > Easier for information storage.
- Operation can be programmed.
- > Easier to fabricate on IC Chips.
- > Posses higher Accuracy and greater precision.
- > Less effected by noise.

Binary to Decimal Conversion:

$$(10101)_{2} = 1x2^{4} + 0x2^{3} + 1x2^{2} + 0x2^{1} + 1x2^{0}$$

$$= 16 + 0 + 4 + 0 + 1$$

$$= 21.$$

$$= (21)_{10}$$

$$(1010.01)_{2} = 1x2^{3} + 0x2^{2} + 1x2^{1} + 0x2^{0} + 0x2^{-1} + 1x2^{-2}$$

$$= 8 + 0 + 2 + 0 + 0 + (1/4)$$

$$= (10.25)_{10}$$

Decimal to Binary Conversion:

Repeated division method.

$$(25)_{10} = (?)_2$$
 $25/2 = 12 + Remainder of 1.$
 $12/2 = 6 + Remainder of 0.$
 $6/2 = 3 + Remainder of 0.$
 $3/2 = 1 + Remainder of 1.$
 $1/2 = 0 + Remainder of 1.$
 $1/2 = 0 + Remainder of 1.$

Thus,
$$(25)_{10} = (11001)_2$$
.

Octal number system

➤ Base of eight mean, it has eight possible digits: 0,1,2,3,4,5,6 & 7.

Octal to Binary conversion:

Binary to octal conversion:

> It is the reverse of foregoing process.

Binary to octal conversion:

$$(235)_8 = (?)_{10}$$
 $(235)_8 = 2x8^2 + 3x8^1 + 5x8^0$
 $= 2x64 + 3x8 + 5x1$
 $= 128 + 24 + 5$
 $= 157.$
Thus, $(235)_8 = (157)_{10}$

$$(13.4)_8 = (?)_{10}$$

 $(13.4)_8 = 1x8^1 + 3x8^0 + 4x8^{-1}$
 $= 1x8 + 3x1 + (4/8)$
 $= 8 + 3 + (1/2)$
 $= 11.5$
Thus, $(13.4)_8 = (11.5)_{10}$

Decimal to Octal Conversion:

Thus, (157)₁₀ = (235)₈

Hexadecimal Number System:

- ➤ It uses base 16 and has 16 possible digit symbols, the digit 0 through 9 plus letters A, B, C, D, E & F.
- > The digits A to F are equivalent to decimal values 10 through 15.

Thus, (01010011110), = (29E)₁₆,

Hex to Binary conversion:

$$(3A5)_{16} = (?)_{2}$$

$$(3A5)_{16} = 3 A 5$$

$$0011 1010 0101$$
Thus, $(3A5)_{16} = (001110100101)_{2}$

Binary to Hex conversion:

$$(01010011110)_2 = (?)_{16}$$
Here, $(01010011110)_2 = 0010$ 1001 1110

Hex to Decimal Conversion:

```
(5A3.8)_{16} = (?)_{10}

(5A3.8)_{16} = 5X16^{2}+10X16^{1}+3X16^{0}+8X16^{-1}

= 5X256+160+3X1+[8/16]

= 1280+160+3+[1/2]

= 1443.5


Thus, (5A3.8)_{16} = (1443.5)10.
```

Decimal to Hex Conversion:

Binary Coded Decimal (BCD)Code


BCD Code:

Each decimal digit, 0 through 9 is represented by its four bits binary equivalent. eg. A decimal number 3059 to BCD.




BCD to Decimal:

eg. BCD (0111000110001001) to Decimal.



2421 BCD code



BCD code

Decimal	7 4 2 1	5 4 2 1	3 3 2 1	8 4 2 1	7 4 2 1
0	0000	0000	0000	0000	0000
1	0001	0001	0001	0111	0111
2	0010	0010	0010	0110	0110
3	0011	0011	0011	0101	0101
4	0100	01010	0101	0100	0100
5	0 1 0 1	1000	1010	1011	1010
6	0110	1001	1100	1010	1001
7	1000	1010	1101	1001	1000
8	1 0 0 1	1011	1110	1000	1111
9	1010	1100	1111	1 1 1 1	1110

Error Detection Codes

☐ An error detection code	Message	P(Odd)	Message	P(Even)
used to detect errors	0000	1	0000	0
	0001	0	0001	1
during transmission.	0010	0	0010	1
☐ The detected error can't	0011	1	0011	0
be corrected but it's	0100	0	0100	1
presence is indicated.	0101	1	0101	0
☐ A parity bit is an extra	0110	1	0110	0
	0111	0	0111	1
bit included with message	1000	0	1000	1
to make total number	1001	1	1001	0
of 1's either odd or even.	1010	1	1010	0
	1011	0	1011	1
	1100	1	1100	0
	1101	0	1101	1
	1110	0	1110	1
	1111	1	1111	0

Reflected Code(Gray-Code)

Gray Code	Decimal	Binary Code	Gray Code
	0	0000	0000
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1	0001	0001
➤ It becomes convenient to use	2	0010	0011
reflected code to represent	3	0011	0010
the digital data converted	4	0100	0110
from analog data.	5	0101	0111
	6	0110	0101
	7	0111	0100
➤ The reflected code changes	8	1000	1100
by one bit as it proceeds	9	1001	1101
from one number to the next.	10	1010	1111
A typical application , Analog	11	1011	1110
data represented by Continues change of shaft Position.	12	1100	1010
	13	1101	1011
	14	1110	1001
	15	1111	1000

Alphanumeric Codes

Alphanumeric Codes

Used to represents all of various characters (eg. Letter of alphabet, punctuation marks, and other special characters as well as numbers) and function that found on computer keyboard.

7. complete alphanamente code moladesi	
☐ 26 lowercase letters.	
☐ 26 uppercase letters.	
☐ 10 numeric digits.	
☐ 7 punctuation marks.	
☐ 20 to 40 other characters such as +, /, %, *, &	and so on.

A complete alphanumeric code includes:

Alphanumeric Codes

ASCII Code

- Most widely used alphanumeric code is the "American Standard Code for Information Interchange (ASCII) Code.
- \triangleright It is a seven bit code and so it has $2^7 = 128$ possible code groups.
- Used for transfer of alphanumeric information between a computer and external devices such as printer or another computer.
- ☐ What actual bit strings would a computer transmit to send message "GOOD" using ASCII with even parity?

Binary Addition

```
> 0+0=0
```

$$> 0+1=1$$

$$>$$
 1+1 = 10 = 0 + carry of 1 into next position.

$$\rightarrow$$
 1+1+1 = 11 = 1+ carry of 1 into next position.

```
eg. 1100+1101
1100
+1101
```

11001

eg. 101.01 +100.10

1001.11

1's Complement Form:

> 1's Complement obtained by changing each 0 to a 1 and each 1 to a 0.

2's Complement Form:


> 2's Complement obtained by adding 1 to least significant bit position to 1's complement number.

eg. 101101	Original binary number.
010010	1's Complement.
+ 1	Add 1.
010011	2's complement of original binary

Signed number representation using 2'S Complement


Rule1

For positive number, the magnitude is represented in its true binary form, and a sign bit 0 attached in front of MSB.



Rule 2

For negative number, the magnitude must represent in 2's complement form and a sign bit 1 must attach in front of MSB.



Illustrate signed number as a signed binary number in 2's complement form.

$$+(8)$$

Addition in 2's complement system

$$i) (+9) + (6)$$

i)
$$(+9) + (6)$$
 ii) $(+9) + (-6)$

$$iv) (+9) + (-9)$$

$$iii) (-9) + (+6)$$

$$+(9) = 01001$$

10110

1's complement

(Add 1)

(-9)

10111

(+6)

00110

(-3)

11101

(2's complement of -9)

iv)
$$(+9) + (-9)$$

 $(+9) = 01001$
 $(-9) = 10111$
 $0 = 1(00000)$
Disregarded

Binary subtraction

A B	BR	D
0 0	0	0
01	1	1
10	0	1
11	0	0

Subtraction in 2's complement

Step1: Negate the subtrahend.

Step2: Add this to the minuend.

eg. Let minuend = 8 and subtrahend = 5.

Binary Multiplication

0x1 = 0

1x1 = 1

eg. 101 x 101

101

x 101

101

000

101

11001

Binary Division

BCD Addition

Each decimal digit represent it by a four bit code ranging from 0000 to 1001.

i) Sum (< or =) to 9:

DCD for 11

41	0100	0001	BCD 101 41.
+14	0001	0100	BCD for 14.
 55	0101	0101	BCD for 55.

ii) **Sum > 9:**

The sum must required to corrected by addition of six (0110), in doing so the sum get converted it into valid BCD sum.

Valid BCD sum.

BCD addition of (36 + 54)

 36
 0011
 0110

 54
 0101
 0100

 90
 1000
 1010

 1
 0110

 1001
 0000

Invalid sum.

Add 6.

Valid BCD sum.

Digital Arithmetic Operation					
Hexadecimal Addition	Decimal	Hexadec	Decimal	Hexad	
> Insert decimal	0	0	16	10	
equivalent for digit >9.	1	1	17	11	
For sum ≤ 15, then	2	2	18	12	
directly represent as	3	3	19	13	
hex digit.	4	4	20	14	
For sum ≥ 16, then	5	5	21	15	
Subtract 16 and carry	6	6	22	16	
a 1 to next digit	7	7	23	17	
position.	8	8	24	18	
	9	9	25	19	
	10	Α	26	1A	

В

C

D

Ε

F

1B

1C

1D

1E

1F

Decimal

lec

Hexadec

A

B

2C

D

E

2F

8E

Hex subtraction

- * Take 2's complement of hex subtrahend.
- * Add it to minuend.
- Any carry out of MSD position will be disregarded.


Subtract 3C2 from 781.

Convert subtrahend (3C2) to its 2's complement.

Add it to minuend (781).

Logic gates and Boolean Algebra

- ➤ Logic gates constructed by using switches, relays, transistors, diode or lcs.
- Logic gates are building blocks for any digital circuit.




AB	Y=AB
00	0
01	0
10	0
11	1

AND gate

- The symbol for AND gate and their corresponding truth table is shown above.
- ➤ Sometimes it is called all or nothing gate.
- ➤ Output becomes high, if all inputs are at high.
- ➤ Output becomes low, if any one input is at low.

Logic gates and Boolean Algebra



Logic gates and Boolean Algebra

OR Gates:


The logic symbol for OR gate and their corresponding truth table is shown in diagram.

The output becomes high, if at least any one input is at high.

The output becomes low, if all input becomes at low.

A B Y

AB	Y=A+B
00	0
01	1
10	1
11	1







Diagram OR Gate in alarm system


NOT Gate Operation:


The basic symbol and truth table for NOT gate is as shown in diagram.

A NOT Gate i.e. also called inverter has one input and one output.




Α	Y
0	1
1	0






NOR Gate:

- The NOR gate and it's corresponding truth table is as shown in diagram.
- > The small circle at the tip represents inversion operation.




AB	Υ
00	1
01	0
10	0
11	0

The NOR Gate equivalent circuit can be realized via several means as shown in diagram.





NAND Gate:

- The NAND Gate and it's corresponding truth table is as shown in diagram.
- > The small circle at the tip of the gate represents inversion operation.
- ➤ The NAND gate equivalent circuit can be realized via several means as shown in diagram.



АВ	Υ
00	1
01	1
10	1
11	0





Exclusive-OR gate:

- ➤ The logic symbol and corresponding truth table for Exclusive OR gate is as shown in diagram.
- Sometimes it referred to as "any but not all gate".
- ➤ It also represented as 'XOR' gate and symbol (+) indicated in output expression.

AB	Υ
00	0
01	1
10	1
11	0

Exclusive NOR gate:

- The logic symbol and corresponding truth table for Exclusive NOR gate is as shown in diagram.
- > The term exclusive NOR gate be often represented as 'XNOR' gate.
- The output of 'XNOR' gate is the complement of 'XOR' truth table, due to circle at tip of 'XOR' gate.


	AB	Y
A —\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	00	1
$B \longrightarrow A \bigcirc B$	01	0
$= AB + \overline{AB}$	10	0
	11	1

NAND and NOR gate as a universal gate:

- As AND, OR, NOT gate can be realized using NAND and NOR gate, these gates are called Universal gate.
- ➤ The entire logic system can be implemented by using any of these two gates.


NOR gate as Universal gate:

$$A \longrightarrow Y = \overline{A + A} = \overline{A} \longrightarrow Y = \overline{A}$$



$$A \longrightarrow Y = \overline{A} = \overline{A}$$

$$Y = \overline{A}$$



DEMORGAN'S THEOREMS:

De Morgan contributed two important theorem for Boolean algebra.

Theorem1:

$$\overline{A+B} = \overline{A} \cdot \overline{B}$$

Theorem2:

$$A \cdot B = A + B$$

Simplify the following expressions using De Morgan's Theorem.

1. ABCD

2.
$$\overline{A + B} + \overline{C + D}$$

Min-term a	ind Max	<pre><-terms:</pre>
------------	---------	------------------------

- > In engineering text, sum of products form is called minterm.
- eg. Y= AB+CD+DEFG.
- > Similarly, product of sum is called maxterm.
- eg. Y = (A+B) (C+D) (E+G).

ARC	

Minterm

A B C

 \overline{A} B C

Maxterm

A + B + C

A + B + C

000

A + B + CA B C

010

001

A B C

A + B + C

011

100

A + B + CA B C

101

110

111

 $\overline{A} + B + \overline{C}$ $\overline{A} \overline{B} C$

A + B + C

A B C

A B C

 $\overline{A} + \overline{B} + C$

Boolean Algebra Laws:

1. OR Laws:

$$A+A=A$$

$$A+1 = 1$$

$$A + 0 = A$$

$$A + A = 1$$

2. AND Laws:

$$A.A = A$$

$$A.1 = A$$

$$A.0 = 0$$

$$A.A = 0$$

3. Double inversion:

$$\overline{A} = A$$
.

4. Commutative laws:

$$A+B=B+A$$

5. Associative laws:

$$A+(B+C)=(A+B)+C$$

$$A.(BC) = (AB).C$$

$$(A+B)+(C+D) = A+B+C+D.$$

6. Distributive laws:

$$A(B+C) = AB + AC$$

$$A+BC = (A+B)(A+C)$$

$$A + A B = A + B$$

7. Absorptive laws:

$$A+AB=A$$

$$A(A+B) = A$$

$$A(A+B)=AB.$$

Prove the Boolean expression mentioned below.

$$LHS = (A+B)(A+C)$$

$$= AA+AC+AB+BC$$

$$= A+AC+AB+BC$$

$$= A(1+C)+AB+BC$$

$$= A + AB + BC$$

$$= A(1+B)+BC = A+BC$$
 Proved.

$$A + A B = A + B$$

$$LHS = A + A B$$

$$= A.1+ AB$$

$$= A(1+B) + A B$$

$$= A + A B + A B$$

$$= A + B (A + A)$$

$$= A + B$$
. Proved

Simplify the expression mentioned below, and draw the logic circuit for simplified expression.

$$(\overline{A} B + A \overline{B}) + (A B + \overline{A} \overline{B}) = (A + B) + (A \bullet B)$$


Design for typical logic circuit:

Design a logic circuit that has three inputs A, B & C, and whose output will be high only when majority of inputs becomes high. Draw circuit for simplified expression.

ABC	Υ
000	0
001	0
010	0
011	1
100	0
101	1
110	1
111	1


❖ The output expression can be written as $y = \overline{A} B C + \overline{A} B C + \overline{A} B C + \overline{A} B C .$ $Y = C (\overline{A} B + \overline{A} B) + \overline{A} B (\overline{C} + C).$

$$Y = C (A + B) + A B.$$



❖ Design a logic circuit that has three inputs A, B & C and whose output will be high only when input A becomes high while input B C have different value. Draw circuit for simplified expression.

- ❖ Design a logic circuit that has four inputs A,B,C & D and the circuit output becomes high only for the input greater than 0010 and less than 1100. Draw the circuit for simplified expression.
- ❖ Design a logic circuit using A, B, C & D inputs, whose output will be high only when the two binary numbers AB and CD are equal in magnitude.
- ❖ Design a logic circuit whose output is high whenever A & B are both high as long as C & D are either both low or both high.
- ❖ Design a logic circuit for an automobile alarm circuit used to detect certain undesirable conditions. The three switches are used to indicate the status of the door by the driver's seat, the ignition and the headlights respectively. These three switches acts as inputs so that the alarm would be activated whenever either of the following conditions exists:
 - a) The headlight are ON while the ignition is OFF.
 - b) The door is open while the ignition is ON.



Karnaugh Map Method:

It is a graphical tool for simplifying logic equation or to convert a truth table to its corresponding logic circuit.

K-Map standard format:

A E	3 0	_1
0	0	1
1	2	3

AB	C 00	01	11	10
0	0	1	3	2
1	4	5	7	6

AB C	D ₀₀	01	11	10
АВ 00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

❖ Design a logic circuit that has three inputs A, B & C and whose output will be high only when input A becomes high while input B C have different value. Draw circuit for simplified expression.

ABC	Y
000	0
001	0
010	0
011	0
100	0
101	1
110	1
111	0

A	^{3C} 00	01	11	10
0				
1		1		1


$$y = A \overline{B} C + A B \overline{C}$$


 $Y = A (\overline{B} C + B \overline{C})$
 $Y = A (B + C)$


Looping concept:


- The process of combining squares that contains 1's in the K-map is called looping.
- Proper looping becomes very important in K-Map to get simplified expression.


Looping for two:



















Looping for four:


















Looping for Eight:









Simplify the expression mentioned below using K-Map.

$$(A,B,C) = \sum (1,3,5,7).$$

$$\Leftrightarrow$$
 f (A,B,C,D) = \sum (0,2,5,8,11,13,15).

$$\Leftrightarrow$$
 f (A,B,C,D) = \sum (1,3,6,9,12,13,15).

$$\Leftrightarrow$$
 f (A,B,C,D) = \sum (0,2,8,10,12,14,15).

Using K-Map, Simplify the Boolean expression mentioned below.

$$Y = \overline{A} (B C D + C D) + \overline{C} D + C \overline{D}.$$

$$Y = \overline{A} B C \overline{D} + \overline{A} C D + \overline{C} \overline{D} + C \overline{D}.$$


AB CE	00	01	11	10	
00	1		1	1	
01	1		1	1	
11	1			1	
10	1			1	

$$Y = D + AC$$
.

Simplify the following Boolean function using different variables K-Map.


$$ABCD+AB+BC+CD$$
.

❖ f (A,B,C,D) = \sum (0,2,8,10,12,13,14,15).



$$Y = AB + BD$$

Simplify the expression mentioned below using K-Map. $f(A B C D) = \sum (0,1,2,3,7,8,9,10,11,15)$.





$$Y = B + CD$$

Find SOP and POS for four variable function mentioned below.

$$f(A,B,C,D) = \sum (1,3,5,10,11,12,13,14,15).$$

$$f(A,B,C,D) = \prod (0,2,4,6,7,8,9).$$






$$f(A,B,C,D) = AB+AC+A B D+B C D.$$
 $f(A,B,C,D) = (A+D)(A+B+C)(A+B+C).$

Don't care conditions:

- For certain input conditions, when there is no specified output levels, under such circumstances "Don't care" is used.
- Normally, the symbol "X" is used for "Don't care".
- Design a code converter circuit which convert "BCD to Excess-3 code". Use "don't care" condition for unpredictable output.
- ☐ Since each code uses four bits to represent a decimal digit, there must be four input variables and four output variables.
- ☐ Let four input binary variables as A,B,C & D and four output variables as S,T,U & V.

BCD				Excess- 3				
Α	В	С	D	S	Т	U	V	
0	0	0	0	0	0	1	1	
0	0	0	1	0	1	0	0	
0	0	1	0	0	1	0	1	
0	0	1	1	0	1	1	0	
0	1	0	0	0	1	1	1	
0	1	0	1	1	0	0	0	
0	1	1	0	1	0	0	1	
0	1	1	1	1	0	1	0	
1	0	0	0	1	0	1	1	
1	0	0	1	1	1	0	0	
				X	X	Х	Х	
				X	X	Χ	Х	
				X	X	Х	Х	
				X	X	х	х	
				Х	Х	Х	Х	

K-Map for S:



$$S = A + BD + BC$$

Five variable K-Map:

It consists two copies of four variable map, one of which reflected or flipped horizontally.

AB CDI	E 000	001	011	010	110	111	101	100
00	0	1	3	2	6	7	5	4
01	8	9	11	10	14	15	13	12
11	24	25	27	26	30	31	29	28
10	16	17	19	18	22	23	21	20


Simplify the given function of five variables using K-Map. $f(A,B,C,D,E) = \sum (0,4,6,7,8,11,12,16,20,22,23,24,26,27,28,30,31).$


CDI	Ē				,	1		
AB	000	001	011	010	110	111	101	100
00	1				1	1		1
01	1		1					1
11	1			1	1	1		1
10 _	1				1	1		1

$$f(A,B,C,D,E) = \overline{DE} + ABD + \overline{BCD} + \overline{BCD}E$$
.

Venn diagram:

- ➤ Helpful illustration used to visualize the relationship among variables of Boolean expression is the Venn diagram.
- For A = 1 indicates that one is inside the circle and for A = 0, indicates one outside the circle.





Venn diagram for two variables.

$$A = (AB+A)$$

Combinational circuit output at any instant depend on present combination of inputs without regard to previous inputs.



Figure 2.1 Block diagram for Combinational circuit.


> Combinational circuit performs a specific information processing operation fully specified logically by a set of Boolean functions.


Adders

a) Half adder

- > Combinational circuit that performs addition of two bits is called half adder.
- > The input variables designate as augends and addend bits.
- > The output variables produce the sum and carry.

AB	С	S
00	0	0
01	0	1
10	0	1
11	1	0






K-Map for Sum.

 $S = \overline{A} B + A \overline{B}$

K-Map for Carry.

C = AB




Full Adder

A combinational circuit that perform binary addition for three bits.

ABC	С	S
000	0	0
001	0	1
010	0	1
011	1	0
100	0	1
101	1	0
110	1	0
111	1	1


K-Map for Sum:



$$S = \overline{A} B C + \overline{A} B \overline{C} + \overline{A} B \overline{C} + \overline{A} B C.$$

K-Map for Carry:

$$C = A C + A B + B C$$
.




Subtractors

a) Half subtractor:


Perform binary subtraction for two bits and produces their differences.

AB	BR	D
00	0	0
01	1	1
10	0	1
11	0	0




Full subtractor:

ABC	BR	D
000	0	0
001	1	1
010	1	1
011	1	0
100	0	1
101	0	0
110	0	0
111	1	1




$$D = ABC + ABC + ABC + ABC$$
.





$$BR = \overline{A}B + \overline{A}C + BC.$$

Combinational Logic Circuit	4-bit Binary	Gray
	ABCD	STUV
Code conversion:	0000	0000
Code convertor circuit makes	0001	0001
	0010	0011
two systems compatible with	0011	0010
each other even though each	0100	0110
uses a different binary.	0101	0111
Sometimes, output of one	0110	0101
system use as input to other	0111	0100
system.	1000	1100
·	1001	1101
Each system uses different code	1010	1111
for same information.	1011	1110
	1100	1010
	1101	1011
	1110	1001
	1111	1000



$$S = A$$






$$T = AB + AB$$

AB CD	00	01	11	10
00		1		1
01		1		1
11		1		1
10		1		1

$$V = CD + CD$$



BCD to Excess -3 Code:


Refer previous slide for don't care condition, already solved.

Parity generation and checking:

- The circuit that generates parity bit at transmitter is called "parity generator" and circuit that checks parity bit at receiver is called a "parity checker".
- ➤ Parity bit is an extra bit included with message to make total number of 1's either odd or even.
- ➤ An error is detected if checked parity does not correspond with the one transmitted.

3-bit message parity bit:

ABC	P(even)
000	0
001	1
010	1
011	0
100	1
101	0
110	0
111	1



$$P = \overline{A} \overline{B} C + \overline{A} \overline{B} C + \overline{A} \overline{B} C + \overline{A} \overline{B} C$$


$$P = \overline{A} \overline{B} C + \overline{A} \overline{B} C + \overline{A} \overline{B} C + \overline{A} \overline{B} C$$


$$P = \overline{C}(\overline{A} \overline{B} + \overline{A} \overline{B}) + C(\overline{A} \overline{B} + \overline{A} \overline{B})$$

$$P = \overline{C}(\overline{A} \overline{B} + \overline{A} \overline{B}) + C(\overline{A} \overline{B} + \overline{A} \overline{B})$$

$$P = (\overline{A} + \overline{B}) + C(\overline{A} \overline{B} + \overline{A} \overline{B})$$


Combinational Logic Circuit Parity checker: Four bit received parity error check: AB 00 01 11 10 00 01 1 11 1






Ck(even)


ABCP






Multilevel NAND Gates:

- ➤ For given Boolean function, draw logic diagram with AND, OR and NOT gates.
- > Convert all AND gates to NAND gates with AND invert graphic symbol.
- > Convert all OR gates to NAND gates with invert OR graphic symbols.
- > Check all small circles in the diagram.
- \triangleright eg. Y = (A + B C)(D + E F)




Multilevel NAND gates:




Multilevel NOR gates:

- > Draw the AND-OR logic diagram from the given algebraic expression.
- > Convert all OR gates to NOR gates with OR-invert graphic symbols.
- > Convert all AND gates to NOR gates with invert AND graphic symbols.
- > Any small circle that is not compensated by another small circle along the same line needs an inverter.
- \triangleright eg. Y = (A+BC)(D+EF).



Multilevel NOR gate:




MSI Components perform specific digital functions commonly needed in the design of digital systems.

Decoder

➤ A combinational circuit that converts binary information from n-input lines to a maximum of 2ⁿ unique output lines.

Inputs	Outputs
A B	O0 O1 O2 O3
0 0	1 0 0 0
0 1	0 1 0 0
1 0	0 0 1 0
1 1	0 0 0 1

Decoder:



Design a combinational Full adder circuit with a decoder and two OR gates.


Encoder:

- > It performs the inverse operation of a decoder.
- ➤ It convert binary information from 2ⁿ (or fewer)input lines to noutput lines.

	Inp	outs		Out	puts	
10	l1	12	13	01	02	
1	0	0	0	0	0	
0	1	0	0	0	1	
0	0	1	0	1	0	
0	0	0	1	1	1	

$$O1 = I2 + I3$$

$$02 = 11 + 13$$




Multiplexer:

- A combinational circuit that selects binary information from one of many inputs lines and directs it to a single output line.
- The selection of particular input line is controlled by a set of selection lines.
- > It transmits a large number of information over a smaller number of channels or lines.
- In Multiplexer, For 2ⁿ input lines there becomes n-selection lines and single output line.

Inputs	Selection lines	Output
2 ²	2	1
2 ³	3	1
2 ⁴	4	1
2 ⁿ	n	1

Multiplexer:

S1	S2	Υ
0	0	10
0	1	l1
1	0	12
1	1	13



De-multiplexer:

A combinational circuit that receives information on a single line and transmits this information on one of **2**ⁿ possible output lines.

> De-multiplexer performs the inverse operation of Multiplexer.

> The selection of particular output line is controlled by the bit values


of n selection lines.

It transmits single information over a large number of channels or lines.

Input	Selection lines	Outputs
1	2	2 ²
1	3	2 ³
1	4	2 ⁴
•		•
1	n	2 ⁿ

De-multiplexer:

S1	S2	Υ
0	0	00
0	1	01
1	0	02
1	1	О3



Binary parallel adder:

It produces the arithmetic sum of two binary numbers in parallel.





Diagram 4-bit parallel adder.

Binary adder – subtractor:

Design an binary adder/subtractor circuit with one selection variable M and two inputs A and B. For M = 0, the circuit need to perform addition i.e. (A+B) and for M = 1, the circuit must perform subtraction i.e. (A - B) by taking 2's complement of B.

For M = 0, it becomes $B \oplus 0 = B$. The full adder receive the value of B, the input carry is 0, and the circuit performs (A + B).


For M = 1, it becomes B + 1 = B and C1 = 1. The input B are complemented and a 1 is added via the input carry. The circuit performs the operation A + 2'S complement of B i.e. (A - B) operation.



BCD Adder:


- > It adds two BCD digits in parallel and produces sum digit also in BCD.
- To add 0110 to binary sum, one can use a second 4-bit binary adder as shown in diagram.
- When output carry becomes equal to zero, nothing is added to the binary sum.
- ➤ When output carry becomes equal to one, the binary 0110 is added to the binary sum via bottom 4-bit binary adder.
- ➤ The output carry generated from the bottom binary adder can be ignored, since it supplies information already available at output carry terminal.

BCD Adder:




PLD:

It plays very important role in the design for digital system.




ROM:



Block diagram of ROM

Consider a 16 x 8 ROM, i.e. it has four inputs, eight outputs and ROM contains 16x8 = 128 programmable connections.

Inputs				Outputs								
13	12	I1	10	07	06	O5	04	03	02	01	00	
0	0	0	0	1	0	0	0	1	1	1	0	
0	0	0	1	0	1	1	0	0	1	0	1	
		•	e.									
1	1	1	1	1	1	0	0	0	0	1	1	



O7 (I3,I2,I1,I0) = $\sum m(0,,15)$


PLA:

- ➤ Similar in concept to PROM, except that PLA does not provide full decoding of variables and does not generate all the min-terms.
- > The decoder is replaced by an array of AND gates that can be programmed to generate product terms of input variables.
- > The product terms are then selectively connected to OR gates to provide the sum of products for the required Boolean functions.
- Design a combinational circuit using PLD device as PLA (4x8x4), and that is used to implement the full subtractor functions in which difference represented Di and borrow represented as Br.


Truth table

		Inputs				Outp	outs		
Iŝ	3 12 A		10 C		О3	02	O1 D	O0 Br	
×	0	0	0		X	X	0	0	
X	0	0	1		X	Х	1	1	
X	0	1	0		X	Х	1	1	
X	0	1	1		X	Х	0	1	
X	(1	0	0		X	Х	1	0	
X	(1	0	1		X	X	0	0	
X	(1	1	0		X	Х	0	0	
X	(1	1	1		X	X	1	1	


K-map:



$$D = \overline{A} \overline{B} C + \overline{A} \overline{B} \overline{C} + \overline{A} \overline{B} \overline{C} +$$
ABC.





$$Br = \overline{A}B + \overline{A}C + BC$$



PAL:

- ➤ It consists of programmable array of AND gates that connects to a fixed array of OR gates.
- Suitable for sum of products.
- ➤ Input variables are buffered to prevent loading by large number of AND gates inputs.
- ☐ Design a combinational circuit using PLD device as PAL to implement the expression mentioned below.
- \square Y = \overline{A} B + \overline{A} \overline{B} + \overline{A} \overline{B} .






Block diagram of sequential circuit

Latches and Flip-flop:

- The major difference between the various types of Latches and flipflops are the number of inputs they posses and the number in which inputs effect the binary state.
- > Latches are most often used within flip-flops.
- > Latches assumed to be transparent .
- > Flip-flops, assumed to be not transparent.


SR Latches:

S	R	Q	Q	State
1	0	1	0	Set state
0	0	1	0	Set state
0	1	0	1	Reset state
0	0	0	1	Reset state
1	1	0	0	Undefined




Clocked S R Flip-flop:


Q	S	R	Q(t+1)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	Indeterminate
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	Indeterminate



D Flip-flop:




Q	D	Q(t+1)
0	0	0
0	1	1
1	0	0
1	1	1




$$Q(t+1) = D$$

J K Flip-flop:

➤ It is the refinement form of the RS flip-flop wherein in-determinant state of RS type is eliminated.




Q	J	K	Q(t+1)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0




$$Q(t+1) = Q J + Q K$$

T Flip-flop:




Q	Т	Q(t+1)
0	0	0
0	1	1
1	0	1
1	1	0



$$Q(t+1) = Q T + Q T$$


Master Slave Flip-flop:

It constructed from two separate flip-flops wherein one circuit serves as a master and other as a slave and overall circuit is referred to as a master slave flip-flop.




Logic diagram for Master Slave Flip-flop.

Timing relationships:




Master Slave Flip-flop:



Clocked Master Slave JK Flip-flop


Edge-triggered flip-flop:

> Flip-flop that synchronizes state changes during clock pulse transition is termed as Edge triggered flip-flop.



Analysis of clocked sequential circuit:

State Diagram:



Design a sequential circuit from given state diagram using D flipflops.

Excitation table:

Q(t)	Q(t+1)	S	R
0	0	0	Χ
0	1	1	0
1	0	0	1
1	1	Χ	0


Q(t)	Q(t+1)	D
0	0	0
0	1	1
1	0	0
1	1	1

Q(t)	Q(t+1)	J	K
0	0	0	Χ
0	1	1	Χ
1	0	Χ	1
1	1	Χ	0

Q(t)	Q(t+1)	Т
0	0	0
0	1	1
1	0	1
1	1	0

Counter Design:

- A sequential circuit that goes through a prescribed sequence of state upon the application of clock pulses is called a counter.
- > A counter that follows the binary sequence is called binary counter.
- ➤ An n-bit binary counter consists of n flip-flops and can count from 0 to 2ⁿ-1.
- ❖ Design a counter using T Flip-flop that counts the binary sequence from 000 to 111 and returns to 000 to repeat the sequence.



Counter design:


Count	sequen	ce(PS)	N	lext stat	е	Flip	o-flop inp	uts
A2	A1	Α0	A2	A1	Α0	TA2	TA1	TA0
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1

From K-map:

TA2 = A1A0.

TA1 = A0.

TA0 = 1.




Logic diagram for 3-bit binary counter

- ❖ Design a counter using D Flip-flops that counts the binary sequence from 00 to 11 and returns to 00 to repeat the sequence.
- ❖ Design a counter using D Flip-flops that counts the binary sequence from 111 to 000 and returns to 111 to repeat the sequence.
- Design a BCD counter using T Flip-flops that counts the binary sequence from 0000 to 1001 and returns to 0000 to repeat the sequence.

Registers:


- ➤ A register consists of a group of binary storage cells suitable for holding binary information.
- An n-bit register include n flip-flops, and capable to store n-bit information.
- > A group of flip-flops constitute a register.



Diag. 4-bit register

Shift register:


- A register capable of shifting its binary information either to the right or to the left is called a shift register.
- ➤ It consists chain of flip-flop connected in cascade with output of one flip-flop connected to input of next flip-flop.
- ➤ All flip-flops receive a common clock pulse which causes a shift from one stage to the next.



Diag. Shift register

Serial Transfer:

- ➤ A digital system is said to operate in serial mode when information is transferred and manipulated one bit at a time.
- ➤ The content of one register is transferred to another by shifting the bits from one register to the other.
- Information is transferred one bit at a time by shifting the bit out of the source register into destination register.




Timing pulse	Shift register A	Shift register B	Serial output of B
Initial value	1001	0 1 0 1	1
After T1	1 1 0 0	1010	0
After T2	0 1 1 0	0 1 0 1	1
After T3	0 0 1 1	0 0 1 0	0
After T4	1 0 0 1	1 0 0 1	1

Bidirectional shift register:

➤ A register capable of shifting binary data in both directions is termed as a bidirectional shift register.


Mode S2	Control S3	Register operation
0	0	No Change
0	1	Shift down
1	0	Shift up
1	1	Parallel load




Types of shift register:

- 1. Serial in serial out shift register.
- 2. Serial in parallel out shift register.
- 3. Parallel in serial out shift register.
- 4. Parallel in parallel out shift register.


Serial in parallel out shift register:



Parallel in serial out shift register:



Parallel in parallel out shift register:



Parallel data outputs

Processor Logic Design

Processor unit:


- > It implements the operation in the system.
- ➤ It comprised of a number of registers and digital functions that implement arithmetic, logic, shift and transfer micro-operations.
- Processor unit on combining with a control unit used to supervise the sequence of micro-operation that is also termed as CPU.

Accumulator Register:

A processor unit that separate one register from all others is termed as an accumulator register, abbreviated as AC or A register.

Processor Logic Design

Accumulator Register:



Processor Logic Design

T1: A ← 0

T2: A ← A+R1


T3: A ← A+R2

Clear A

Transfer R1 to A


Add R2 to A.


Arithmetic Logic Unit(ALU):





- S2 distinguishes between arithmetic logic operations.
- S1, So specify particular arithmetic or logic operation.

Arithmetic Circuit Design:












Arithmetic circuit design:




0 = A - 1

(g) Decrement A






Arithmetic circuit design:




Arithmetic circuit design:

S1 S0	Yi
0 0	0
0 1	Bi
1 0	Bi
1 1	1




□ Design an adder/subtractor circuit with one selection variable S and two inputs A and B. For S = 0, the circuit need to perform addition i.e. (A+B) AND FOR S = 1, the circuit must perform subtraction (A –B) by taking 2's complement of B.

Design:



Logic Circuit Design:

Design a sequential logic circuit that could perform eight different logical gate operation. Use the concept of function table, multiplexer, different gates to obtained the desired result.



Logic Design:


S2 S1 S0	Output	Operation
0 0 0	Oi = Ai	Buffer
0 0 1	Oi = Ai	NOT
0 1 0	Oi = Ai Bi	AND
0 1 1	Oi = Ai Bi	NAND
1 0 0	Oi = Ai + Bi	OR
1 0 1	Oi = Ai + Bi	NOR
1 1 0	Oi = Ai + Bi	EX-OR
1 1 1	Oi = Ai . Bi	EX-NOR

Classification of counter:

Synchronous	Asynchronous (Ripple)
> The common clock pulse	➤The first flip-flop is clocked by
triggers all the flip- flop	external clock pulse and then each
simultaneously.	successive flip-flop is clocked by
	output of previous flip-flop.
Comparatively fast, as	Comparatively slow, as
propagation delay involved is less.	propagation delay involved is large.
Event occurs at same time.	➤ Event do not occurs at same
	time.
➤ Flip-flop within a counter made	➤ Flip-flop within a counter not
to change state at exactly same	made to change state at exactly
time.	same time.

Ripple Counter:


a) Binary Ripple Counter:



A 4-bit binary ripple counter

Count sequence	Condition for complementing flip-flop
A4 A3 A2 A1 0 0 0 0 0 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 1 1 0 0 1 1 1 0 1 1 1 1	Complement A1. Complement A1, A1 will go from 1 to 0 and complement A2. Complement A1. Complement A1, A1 will go from 1 to 0 and complement A2. A2 will go from 1 to 0 and complement A3. Complement A1. Complement A1, A1 will go from 1 to 0 and complement A2. Complement A1. Complement A1. Complement A1. A1 will go from 1 to 0 and complement A2. A2 will go from 1 to 0 and complement A3. A3 will go from 1 to 0 and complement A4. And so on.

BCD Ripple Counter:




Diag. BCD Ripple Counter

Condition for each flip-flop state transition are as accordingly:


- 1. On negative edge of every count pulse,Q1 is complemented.
- 2. When Q8 = 0 and Q1 goes from 1 to 0 then Q2 is complemented. Similarly when Q8 = 1 and Q1 goes from 1 to 0 then Q2 becomes cleared.
- 3. When Q2 goes from 1 to 0 then Q4 is complemented.
- 4. When Q4Q2 = 11 and Q1 goes from 1 to 0 then Q8 is complemented. Similarly, when if either Q4 or Q2 is 0 and Q1 goes from 1 to 0 then Q8 becomes cleared.

A 4-bit synchronous counter:




Diag. 10010.8: 4-bit synchronous binary counter

Once can extend the counter for any number of stages, with each stage having an additional flip-flop and an AND gate that gives an output of 1 if all previous flip-flops outputs are 1'S.




Diag. 10010.9: A 4-bit up/down synchronous counter




Diag. 10010.10: (a) A 4-bit ring counter using D-flip-flop (b) A 4-bit ring counter using JK-flip-flop

Table No. 10010.11: Sequence table




Diag. 10010.14: A 4-bit twisted ring (Johnson) counter using D-flip-flop


The realization of same using J-K flip-flop is shown in diag. 10010.13.



Diag. 10010.15: A 4-bit twisted ring counter using J-K flip-flop



Diag. 10010.18: Johnson counter design to prevent lock-out



Diag. 10010.19: A self starting ring counter

Counter Application

Counter Application:

- ➤ Digital clock
- > Auto parking control
- > Parallel to serial data conversion
- > Frequency counter