USN					
0 21 1					

## RV COLLEGE OF ENGINEERING®

(An Autonomous Institution affiliated to VTU)

### III Semester B. E. Fast Track Examinations Oct-2020

# Computer Science and Engineering LOGIC DESIGN

Time: 03 Hours Maximum Marks: 100

#### Instructions to candidates:

- 1. Answer all questions from Part A. Part A questions should be answered in first three pages of the answer book only.
- 2. Answer FIVE full questions from Part B. In Part B question number 2, 7 and 8 are compulsory. Answer any one full question from 3 and 4 & one full question from 5 and 6

#### PART-A

1 1.	Realize the logic circuit for the Boolean equation $Y = A + B$ using	
	NAND gates.	02
1.	Construct the karnaugh map for the Boolean expression function	
	$F(A, B, C, D) = \sum m(7) + d(10,11,12,13,14,15).$	02
1.	B Distinguish between static and dynamic hazards in logic devices.	02
1.	What is the maximum number of inputs for an $OR$ gate in a 4-bit	
	parallel adder?	01
1.	Perform 2's complement subtraction between -43 and -78.	02
1.	Show the clocked <i>RS</i> flip flop using only <i>NAND</i> gates.	02
1.	Write any two differences between encoders and decoders.	02
1.	B Distinguish between an edge-triggered and pulse triggered JK flip flop.	02
1.	Draw a logic circuit for positive-edge triggered JK flip flop.	02
1.	10 What is Ring counter?	01
1.	11 What modulus counter can be constructed with the use of five flip	
	flops?	01
1.	Write the state sequence of a modulo-6 counter.	01

#### PART-B

2	а	Design a Karnaugh map for the Boolean equation expressed by						
		minterms: $Y = F(A, B, C, D) = \sum m(7,9,10,11,12,13,14,15)$						
		Also write the simplified Boolean expression along with the						
		corresponding logic circuit.	08					
	b	Find all the prime implicants of the function						
	D	$f(a,b,c) = \sum_{i=0}^{\infty} (0,1,2,5,6,7)$ . Also design a logic circuit for the realized						
			00					
		expression.	08					
3	а	Using binary adder subtract logic block diagram, illustrate the						
		working of 8 bit binary adder with an example.						
	b	Design a 32 to 1 multiplexer using two 16-1 multiplexers and one 2 to						
	D	1 multiplexer. Illustrate the working operation of the logic circuit.	08					
			00					
		OR						

4	а	Create a logic circuit to show multi input $OR$ gates using a 3 to 8 decoder for the Boolean expression : $F1(A,B,C) = \sum m(0,4,6)$ $F2(A,B,C) = \sum m(0,5), F2(A,B,C) = \sum m(1,2,3,7)$				
	b	With the help of a block diagram, truth table, analyze the working o two 1-bit comparator.				
5	a b	Draw the <i>JK</i> master-slave flip flop block diagram and briefly explain the operation with corresponding waveform and truth table.  What is characteristic equation of a flip flop? Analyze the	08			
	S	characteristic equations of <i>SR</i> and <i>T</i> -flip flop along with its truth table.				
		OR				
6	a	Draw the waveforms to shift the numbers 0100 using 4-bit serial input shift register. Also explain its operation with the help of logic				
	b	block diagram. Show how modulo-8 switched tail counter works if it is initialized with 1001. How to decode this counter?	08			
7	a	Draw the logic diagram and waveforms for three-bit binary ripple counter. Also illustrate its working operation in detail along with the truth table.	10			
	b	What are the differences between synchronous and asynchronous counters? Mention any two real-time applications of it.	06			
8	a	What are the differences between Moore and Melay model. Using state	00			
	b	transition diagram briefly explain each one in detail.  Analyze the Melay model asynchronous sequential circuit shown in fig 8b and show its stable state and corresponding outputs. Give the state diagram of this circuit.	08			
		Fig 8b	08			