

USN

--	--	--	--	--	--	--	--	--	--

**RV COLLEGE OF ENGINEERING®**  
**(An Autonomous Institution affiliated to VTU)**  
**III Semester B. E. Examinations Nov/Dec-19**

**Computer Science and Engineering**  
**FOUNDATIONS OF COMPUTER SYSTEMS DESIGN**

**Time: 03 Hours****Maximum Marks: 100****Instructions to candidates:**



1. Answer all questions from Part A. Part A questions should be answered in first three pages of the answer book only.
2. Answer FIVE full questions from Part B. In Part B question number 2, 7 and 8 are compulsory. Answer any one full question from 3 and 4 & one full question from 5 and 6

**PART-A**

1	1.1	Write the <i>IEEE</i> standard floating point representation for both single and double precision.	02																																					
	1.2	Simplify the expression $F(A,B,C,D) = \sum m(0,1,5,9,13,14,15) + d(3,4,7,10,11)$ using <i>K-map</i> method.	02																																					
	1.3	Write the timing diagram for positive edge triggered <i>SR</i> flip flop.	02																																					
	1.4	Give the differences between synchronous and asynchronous counters.	02																																					
	1.5	Construct the state diagram for the following state table:	02																																					
	<table><tr><th colspan="2"><i>Present State</i></th><th colspan="2"><i>Next state</i></th><th colspan="2"><i>Output</i></th></tr><tr><th><i>Q1</i></th><th><i>Q2</i></th><th><i>x = 0</i></th><th><i>x = 1</i></th><th><i>x = 0</i></th><th><i>x = 1</i></th></tr><tr><td>0</td><td>0</td><td>11</td><td>01</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>11</td><td>00</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>10</td><td>11</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>10</td><td>10</td><td>0</td><td>1</td></tr></table>			<i>Present State</i>		<i>Next state</i>		<i>Output</i>		<i>Q1</i>	<i>Q2</i>	<i>x = 0</i>	<i>x = 1</i>	<i>x = 0</i>	<i>x = 1</i>	0	0	11	01	0	0	0	1	11	00	0	0	1	0	10	11	0	1	1	1	10	10	0	1	
	<i>Present State</i>		<i>Next state</i>		<i>Output</i>																																			
	<i>Q1</i>	<i>Q2</i>	<i>x = 0</i>	<i>x = 1</i>	<i>x = 0</i>	<i>x = 1</i>																																		
	0	0	11	01	0	0																																		
	0	1	11	00	0	0																																		
1	0	10	11	0	1																																			
1	1	10	10	0	1																																			
1.6	Obtain the performance for the processor with clock rate= 800mHz, No of instructions executed= 1000 and average number of steps needed/machine instructions= 20.	02																																						
1.7	Consider a 32-bit integer in hexadecimal representation is 12345678H, by assuming 100 is the starting location of memory, represent the data in both little-endian and big-endian alignment.	02																																						
1.8	List the operations performed by the <i>CALL</i> instruction.	02																																						
1.9	Draw the simple arrangement of cache memory and also give its use.	02																																						
1.10	Write the control sequence for the instruction <i>ADD R4,R5,R6</i> for the three bus organization.	02																																						

**PART-B**

2	a	Write and explain the register configuration of sequential circuit binary multiplier and also multiply 13 by 11 using sequential multiplier.	08
	b	Design the following combinational circuits: i) $F(A,B,C,D) = \sum m(2,4,5,7,10,14)$ using 8:1 multiplier (consider <i>LSB</i> as <i>MEV</i> ) ii) Full adder using appropriate decoder and logic gates (consider both enable and outputs are active high enable)	
			08
3	a	Illustrate the working of positive edge triggered <i>JK</i> flipflop along with its circuit diagram, truth table, excitation table and timing diagram.	08

b	<p>Design ripple counter for the following state diagram using negative edge triggered <math>T</math>-flipflop also write the timing diagram for the same.</p>  <p style="text-align: center;"><b>OR</b></p>	08
4	<p>a Construct the <math>SR</math> latch using <math>NOR</math> gates and explain its operation along with truth table and timing diagram.</p> <p>b Write the logic symbol, truth table and timing diagram for a new negative edge clocked <math>X-Y</math> flipflop is defined with two inputs <math>X</math> &amp; <math>Y</math> and two outputs <math>Q</math> &amp; <math>\bar{Q}</math>. The flipflop functions as follows:  <i>If <math>XY = 00</math> flipflop change its state with each clock pulse</i>  <i>If <math>XY = 01</math> flipflop state <math>Q</math> becomes 1 with next clock pulse</i>  <i>If <math>XY = 10</math> flipflop state <math>Q</math> becomes 0 with next clock pulse</i>  <i>If <math>XY = 11</math> The change of state occurs with clock pulse</i></p> <p>c Design mod-3 asynchronous ripple counter using negative edge triggered <math>T</math>-flipflops.</p>	06 05 05
5	<p>a Derive the state table and write the state diagram for the following sequential logic circuit shown in Fig. 5.a</p>  <p style="text-align: center;">Fig. 5.a</p> <p>b Write the interface connection between processor and memory and also explain the steps to execute instruction <math>ADD R_0, LOCA</math>.</p> <p style="text-align: center;"><b>OR</b></p> <p>a Design the circuit for a sequence recognizer to detect an input sequence of '1011'. The sequence recognizer outputs a '1' on the detection of this input sequence. Use <math>JK</math> and <math>D</math> flipflops to implement the circuit.</p> <p>b Describe the basic performance equation. Find the total time required execute the program contains 1000 instructions, out of that 25% instructions requires 4 clock cycles, 40% instructions require 5 clock cycles and remaining instruction requires 3 clock cycles for execution. The processor is running at 1GHz frequency.</p>	08 08 10 06
7	<p>a Discuss any four addressing modes with an example.</p> <p>b Illustrate the working subroutine with a coding example also explain parameter passing in subroutine.</p>	08 08
8	<p>a Write and explain internal organization of a <math>2M \times 8</math> dynamic memory chip.</p> <p>b Write the control sequence for execution of the instruction <math>ADD (R_3), R_1</math></p> <p>c Briefly explain the hardwired control unit organization.</p>	08 04 04