

Revision August 30, 2010

Application

- •IEEE802.11 b/g/n Wireless Local Area Networks
- •USB 2.0 Wi-Fi Dongle.

Product Description

The RT5370 is a highly integrated MAC/BBP and 2.4 GHz RF/PA/LNA single chip with 150Mbps PHY rate supporting. It fully complies with IEEE 802.11n and IEEE 802.11 b/g feature rich wireless connectivity at high standards, delivers reliable, cost-effective, throughput from an extended distance. Optimized RF architecture and baseband algorithms provide superb performance and low power consumption. Intelligent MAC design deploys a high efficient DMA engine and hardware data processing accelerators without overloading the host processor. The RT5370 is designed to support standard based features in the areas of security, quality of service and international regulation, giving end users the greatest performance anytime in any circumstance.

Features

- CMOS Technology with PA, LNA, RF, Baseband, and MAC Integrated.
- 1T1R Mode with 150Mbps PHY Rate for Both Transmit and Receiving.
- Legacy and High Throughput Modes
- 20MHz/40MHz Bandwidth
- Reverse Direction Grant Data Flow and Frame Aggregation
- WEP 64/128, WPA, WPA2, TKIP, AES, WAPI
- QoS-WMM, WMM-PS
- WPS,PIN,PBC
- Multiple BSSID Support

- USB 2.0
- Cisco CCX Support
- · Bluetooth Co-existence
- Low Power with Advanced Power Management
- Operating Systems Windows XP 32/64, 2000, Windows 7, Vista 32/64, Linux, Macintosh

Order Information

Part Number	Temp Range	Package
RT5370N	-10~70℃	Green/RoHS
		Compliant 52LD QFN
	>	(7.5mmx5.7mm)

Ralink Technology, Corp. (Taiwan)

5th F. No. 36, Taiyuan St, Jhubei City, Hsin-Chu,

Taiwan, R.O.C.

Tel: 886-3-567-8868 Fax: 886-3-567-8818


Ralink Technology, Corp. (USA) 20833 Stevens Creek Blvd, Suite 200

Cupertino CA 95014

Tel: (408) 725-8070 Fax: (408)725-8069

http://www.ralinktech.com

Functional Block Diagram



DSRT5370_V1.0_083010



Revision August 30, 2010

Table of Content

1.	PIN LAYOUT	1
	1.1 PIN LAYOUT	1
	1.2 PIN DESCRIPTION	2
	1.3 STRAPPING PIN	3
2	MAXIMUM RATINGS AND OPERATING CONDITIONS	2
	2.1 ABSOLUTE MAXIMUM RATINGS	4
	2.2 THERMAL INFORMATION	2
	2.3 OPERATING CONDITIONS	4
	2.4 STORAGE CONDITION	4
	2.5 DC ELECTRICAL CHARACTERISTICS	2
	2.6 AC ELECTRICAL CHARACTERISTICS	5
	2.6.1 RF RECEIVER	5
	2.6.2 RF TRANSMITTER	5
3	REGISTER MAP	6
	3.1 SCH/DMA REGISTERS	7
	3.2 PBF REGISTERS	
	3.3 TEST REGISTERS	18
	3.4 MAC REGISTERS	24
	3.4.1 MAC SYSTEM CONFIGURATION REGISTERS (OFFSET:0X1000)	24
	3.4.2 MAC TIMING CONTROL REGISTERS (OFFSET:0X1100)	32
	3.4.3 MAC POWER SAVE CONFIGURATION REGISTERS (OFFSET:0X1200)	36
	3.4.4 MAC TX CONFIGURATION REGISTERS (OFFSET: 0X1300)	37
	3.4.5 MAC RX CONFIGURATION REGISTERS (OFFSET: 0X1400)	47
	3.4.6 MAC SECURITY CONFIGURATION REGISTERS (OFFSET:0X1500)	
	3.4.7 MAC HCCA/PSMP CSR (OFFSET:0X1600)	49
	3.4.8 MAC STATISTIC COUNTERS (OFFSET:0X1700)	51
	3.5 MAC SEARCH TABLE (OFFSET: 0X1800)	55
	3.6 SECURITY TABLE/CIS/BEACON/NULL FRAME (OFFSET: 0X4000)	
	3.6.1 SECURITY ENTRY FORMAT	56
	3.6.2 SECURITY TABLE	58
4	DESCRIPTOR AND WIRELESS INFORMATION	62
	4.1TXINF	62
	4.2TXWI FORMAT	62
	4.3 RXWI FORMAT	64
	4.4 BRIEF PHY RATE FORMAT AND DEFINITION	64
5	PACKAGE INFORMATION	67
6	REVISION HISTORY	60

Rev. : 1



Revision August 30, 2010

V12A
V12A
VDD
GPIO7
GPIO6
GPIO5
GPIO4
GPIO1
GPIO0
LED_RDYG_N
LED_ACT_N

1. Pin Layout

1.1 Pin Layout

		V12A	V12A	V12A	PLL_VC_CA	V12A	PLL_X1	PLL_X2	LDOPLL_OL	LDO_RF_IN	LDO_RF_O	V33A	BG_RES	V12A	V12D	V12D	
		52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	
RF_INN	1												4.				37
RF_INP	2																36
V12A	3										4						35
PA_V33P	4																34
PA_OUTP	5																33
PA_OUTN	6							F	RT5	370)						32
PA_V33N	7																31
V33A	8																30
VDD	9																29
VCCIO	10																28
RST_N	11																27
		12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	
					4		Y										
		LDO_CORE_VO12	LDO_CORE_VI15	VDDL	PADP	PADM	VDDA	VRES	GPI02	GPIO3	GPIO8	GPIO9	GPIO10	GPIO11	TEST_EN	VCCIO	
		LDO_C	D_O_U														





Revision August 30, 2010

1.2 Pin Description

Pin	Name	Type*	Description
RF TX/RX: 4 p	ins	1	
1	RF_INN	I	2.4GHz RX input (negative)
2	RF_INP	I	2.4GHz RX input (positive)
5	PA_OUTP	0	2.4GHz TX PA Output P
6	PA_OUTN	0	2.4GHz TX PA Output N
RF Power: 12	· .		
4	PA_V33P	Р	3.3V Supply Choke for PA OUTP
7	PA_V33N	Р	3.3V Supply Choke for PA OUTN
8,42	V33A	Р	3.3V power supply
3, 40,48, 50,51,52	V12A	Р	1.2V power supply
38,39	V12D	Р	1.2V digital power supply
RF LDO: 3 pins	S		
43	LDO_RF_OUT	0	LDO 1.2V 200mA output for RF core
44	LDO_RF_IN	Р	LDO 1.5~3.6V 300mA input for RF core and PLL
45	LDOPLL OUT	0	LDO 1.2V 50mA output for RF PLL
RF PLL: 2 pins	_	1	
46	PLL_X2	0	Crystal output
47	PLL_X1	I	Crystal input
RF REF: 2 pins	1		
41	BG_RES	Ю	External reference resistor (12Kohm)
49	PLL_VC_CAP	10	PLL external loop filter
Digital LDO: 3	pins		
10	VCCIO	P	3.3V power supply for internal LDO
12	LDO_CORE_VO12	0	1.2V LDO power output
13	LDO_CORE_VI15	P	1.5~3.6V power supply for internal LDO
LED: 2 pins			
27	LED_ACT_N	OD	For driving the LED when the wireless is transmitting
28	LED_RDYG_N	OD	For driving the LED when the wireless is active
GPIO: 12 pins		1	
29	GPIO0	10	GPIO
30	GPIO1	10	GPIO
19	GPIO2	10	GPIO
20	GPIO3	10	GPIO
31	GPIO4	10	GPIO
32	GPIO5	10	GPIO
33	GPIO6	10	GPIO
34	GPIO7	10	GPIO
21	GPIO8 GPIO9	10	GPIO GPIO
23	GPIO10	10	GPIO GPIO
24	GPIO10	10	GPIO
USB:5 pins	01 1011	10	0110
14	VDDL	Р	1.2 V USB power
15	PADP	10	D+ line of USB
16	PADM	10	D- line of USB
10	FADIVI	10	סכט וט אוווו -ע

DSRT5370_V1.0_083010





Revision August 30, 2010

			•
17	VDDA	Р	3.3 V USB power
			Connect to external 8.2K resistor (the 8.2K resistor
18	VRES	10	connects one end to VRES and another end to PCB
			ground)
PLL Power: 2	pins	·	
36,37	V12A	Р	1.2V PLL power
Core Power:	2 pins		
9,35	VDD	Р	1.2V core power
IO Power:1 p	ins		
26	VCCIO	Р	3.3V IO power
Misc.: 2 pins			
11	DCT N		0: reset the whole chip
11	RST_N	'	1: normal function active
25	TEST_EN	I	1: enable test mode. For normal function, tie to GND.
GND: expose	d pad		

1.3 Strapping Pin

Pin	Name	Type*	Description
28	LED BOYC N	10	0: normal mode
20	LED_RDYG_N	10	1: RF_BIST mode
21	GPIO8	10	0: use internal electrical fuse
21	GP108	10	1: use external EEPROM
22	GPIO9	10	0: use internal program memory
22	GPIO9	10	1: use external program memory

*Notation of Type:

I : input
O : output
IO : bi-direction
OD : open-drain
P : power

DSRT5370_V1.0_083010 -3 - Form No. : QS-073-F02 Rev. : 1 Kept by : DCC Ret. Time : 5 Years





Revision August 30, 2010

Maximum Ratings and Operating Conditions Absolute Maximum Ratings
Supply Voltage 1.38V I/O Supply Voltage 3.6V Input, Output or I/O Voltage GND -0.3V to Vcc+0.3V
2.2 Thermal Information
Maximum Junction Temperature (Plastic Package)
Thermal Resistance 0JA (°C /W) for JEDEC 2L system PCB
Thermal Resistance 0JA (°C /W) for JEDEC 4L system PCB
Thermal Resistance
Thermal Resistance OJC (°C /W) for JEDEC 4L system PCB
Thermal Characterization parameter ΨJt (°C /W) for JEDEC 2L system PCB
Thermal Characterization parameter ΨJt (°C /W) for JEDEC 4L system PCB
Note: JEDEC 51-9 system FR4 PCB size: 3"x4.5" (76.2x114.3mm)

2.3 Operating Conditions

Ambient Temperature Range	-10 to 70°C
	1.14V to 1.38V
_	3.0V to 3.6V

2.4 Storage Condition

The calculated shelf life in sealed bag is 12 months if stored between 0°C and 40°C at less than 90% relative humidity (RH). After the bag is opened, devices that are subjected to solder reflow or other high temperature processes must be handled in the following manner:

- a) Mounted within 168-hours of factory conditions < 30 °C /60%RH
- b) Storage humidity needs to maintained at <10% RH
- c) Baking is necessary if customer expose the component to air over 168 hrs, baking condition: 125°C / 8hrs

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

2.5 DC Electrical Characteristics

Parameters	Sym	Conditions	Min	Тур	Max	Unit
3.3V Supply Voltage	Vcc33		3.0	3.3	3.6	V
1.2V Supply Voltage	Vcc12		1.14	1.2	1.38	V
Receiving						
3.3V Current Consumption	Icc33rx	HT40 MCS7		35		mA
1.2V Current Consumption	Icc12rx	HT40 MCS7		180		mA
Transmission						
3.3V Current Consumption	Icc33tx	HT40 MCS7		240		mA
1.2V Current Consumption	Icc12tx	HT40 MCS7		105		mA



Revision August 30, 2010

2.6 AC Electrical Characteristics

2.6.1 RF Receiver

 f_{RF} = 2437MHz, $f_{baseband}$ = 5MHz, unless otherwise specified.

Parameters	Conditions	Min	Тур	Max	Unit
RF Frequency Range		2400		2500	MHz
Carrier Walter a Cain	lna_gain<1:0> = 11	92	90	100	
Conversion Voltage Gain (agc<5:1> = 11111)	Ina_gain<1:0> = 10		76		dB
(ugc < 5.17 - 11111)	Ina_gain<1:0> = 01		56		
Gain Variation over RF Frequency	Ina_gain<1:0> = 11			1	dB
	Ina_gain<1:0> = 11		316		
Baseband Output Amplitude (Pin = -90 dBm, AGC code = 11111)	Ina_gain<1:0> = 10		63.2		mV
(im = 30 dbm, Ade code = 11111)	Ina_gain<1:0> = 01		6.2		
Double-Sideband Noise Figure	Ina_gain<1:0> = 11, agc<5:1> = 111111		4		dB
	Ina_gain<1:0> = 11		-30		
Input P1dB	Ina_gain<1:0> = 10		-16		dBm
	Ina_gain<1:0> = 01		0		
LNA Gain Switching Time	RF to Baseband Filter Input			0.1	S
LO Leakage	RF Input				dBm

2.6.2 RF Transmitter

 f_{RF} = 2437MHz, f_{baseband} = 5.5MHz, unless otherwise specified.


Parameters	Conditions	Min	Тур	Max	Unit
RF Frequency Range		2400		2500	MHz
Output Power (OFDM) ** 1 stream	Vin(rms)=45mV, ALC Code = 010100		+15		dBm
Output Power (CCK) **1 stream	Vin(rms)=65.8mV, ALC Code = 010100		+18		dBm
Output Power Variation over RF Frequency				1	dB
Output P1dB			+24		dBm
ACPR (OFDM)	Pout=+15dBm, OFDM, 10MHz offset		-48	-45	dBc
Output Noise Floor	Pout=+15dBm, ALC Code = 010100		-120		dBm/Hz
LO Suppression	Pout=+15dBm		65		dBc
Carrier Suppression			25		dBc
Single-Sideband Suppression	2f _{LO} - f _{RF} **w/o IQ calibration	34	40		dBc
Tx ALC Gain Control Step	6-bit control 00 to 27(HEX) = 39 levels		0.5		dB/step

DSRT5370_V1.0_083010 -5
Form No. : QS-073-F02 Rev. : 1 Kept by : DCC Ret. Time : 5 Years



Revision August 30, 2010

3 Register map



DSRT5370_V1.0_083010 -6
Form No. : QS-073-F02 Rev. : 1 Kept by : DCC Ret. Time : 5 Years





Revision August 30, 2010

3.1 SCH/DMA registers

INT_STATUS (offset: 0x0200,default:0x00000000)

Bits	Type	Name	Description	Init Value
31:21			Reserved	0
20	R/W	BB_RADAR_INT	BBP detects radar tones	0
19:18			Reserved	0
17	R/W	TX_COHERENT	TX_DMA finds data coherent event when checking ddone bit.	0
			Write 1 to clear the interrupt.	
			Read to get the raw interrupt status	
16	R/W	RX_COHERENT	RX_DMA finds data coherent event when checking ddone bit.	0
			Write 1 to clear the interrupt.	
			Read to get the raw interrupt status	
15	R/W	MAC_INT_4	MAC interrupt 4: GP timer interrupt	0
14	R/W	MAC_INT_3	MAC interrupt 3: Auto wakeup interrupt	0
13	R/W	MAC_INT_2	MAC interrupt 2: TX status interrupt	0
12	R/W	MAC_INT_1	MAC interrupt 1: Pre-TBTT interrupt	0
11	R/W	MAC_INT_0	MAC interrupt 0: TBTT interrupt	0
10	RO	TX_RX_COHERENT	When TX_COHERENT or RX_COHERENT is on, this bit is set	0
9	R/W	MCU_CMD_INT	MCU command interrupt	0
8	R/W	TX DONE INT5	TX Queue#5 packet transmit interrupt	0
			Write 1 to clear the interrupt.	
7	R/W	TX_DONE_INT4	TX Queue#4 packet transmit interrupt	0
			Write 1 to clear the interrupt.	
			Read to get the raw interrupt status	
6	R/W	TX_DONE_INT3	TX Queue#3 packet transmit interrupt	0
			Write 1 to clear the interrupt.	
			Read to get the raw interrupt status	
5	R/W	TX_DONE_INT2	TX Queue#2 packet transmit interrupt	0
			Write 1 to clear the interrupt.	
			Read to get the raw interrupt status	
4	R/W	TX_DONE_INT1	TX Queue#1 packet transmit interrupt	0
			Write 1 to clear the interrupt.	
			Read to get the raw interrupt status	
3	R/W	TX_DONE_INT0	TX Queue#0 packet transmit interrupt	0
			Write 1 to clear the interrupt.	
			Read to get the raw interrupt status	
2	R/W	RX_DONE_INT	RX packet receive interrupt	0
			Write 1 to clear the interrupt.	
			Read to get the raw interrupt status	
1	R/W	TX_DLY_INT	Summary of the whole WPDMA TX related interrupts	0
		ľ	Write 1 to clear the interrupt.	
			Read to get the raw interrupt status	
0	R/W	RX_DLY_INT	Summary of the whole WPDMA RX related interrupts	0
			Write 1 to clear the interrupt.	
			Read to get the raw interrupt status	

INT_MASK (offset:0x0204,default:0x00000000)

Bits	Type	Name	Description	Init Value
31:21			Reserved	0
20	R/W	BB_RADAR_INT_EN	Enable for BBP detects radar tones interrupt	0

DSRT5370_V1.0_083010 Form No.: QS-073-F02 Rev.: 1





Revision August 30, 2010

19:18			Reserved	0
17	R/W	TX_COHERENT_EN	Enable for TX_DMA data coherent interrupt	0
16	R/W	RX_COHERENT_EN	Enable for RX_DMA data coherent interrupt	0
15	R/W	MAC_INT4_EN	MAC interrupt 4: GP timer interrupt	0
14	R/W	MAC_INT3_EN	MAC interrupt 3: Auto wakeup interrupt	0
13	R/W	MAC_INT2_EN	MAC interrupt 2: TX status interrupt	0
12	R/W	MAC_INT1_EN	MAC interrupt 1: Pre-TBTT interrupt	0
11	R/W	MAC_INTO_EN	MAC interrupt 0: TBTT interrupt	0
10			Reserved	
9	R/W	MCU_CMD_INT_MSK	MCU command interrupt enable	0
8	R/W	TX_DONE_INT_MSK5	TX Queue#5 packet transmit interrupt	0
7	R/W	TX_DONE_INT_MSK4	TX Queue#4 packet transmit interrupt	0
6	R/W	TX_DONE_INT_MSK 3	TX Queue#3 packet transmit interrupt	0
5	R/W	TX_DONE_INT_MSK 2	TX Queue#2 packet transmit interrupt	0
4	R/W	TX_DONE_INT_MSK 1	TX Queue#1 packet transmit interrupt	0
3	R/W	TX_DONE_INT_MSK 0	TX Queue#0 packet transmit interrupt	0
2	R/W	RX_DONE_INT_MSK	RX packet receive interrupt	0
1	R/W	TX_DLY_INT_MSK	Summary of the whole WPDMA TX related interrupts	0
0	R/W	RX_ DLY_INT_MSK	Summary of the whole WPDMA RX related interrupts	0

WPDMA_GLO_CFG (offset:0x0208,default:0x00000060)

Bits	Туре	Name	Description	Init Value
31:16			Reserved	
15:8	R/W	HDR_SEG_LEN	Specify the header segment size in byte to support RX header/payload	8'b0
			scattering function, when set to a non-zero value.	
			When set to zero, the header/payload scattering feature is disabled.	
7	R/W	BIG_ENDIAN	The endian mode selection. DMA applies the endian rule to convert	0
			payload and TX/RX information. DMA won't apply endian rule to	
			register or descriptor. 1: big endian. 0: little endian.	
6	R/W	TX_WB_DDONE	0 :Disable TX_DMA writing back DDONE into TXD	1'b1
			1 : Enable TX_DMA writing back DDONE into TXD	
5:4	R/W	WPDMA_BT_SIZE	Define the burst size of WPDMA	2'd2
			0: 4 DWORD (16bytes) 1: 8 DWORD (32 bytes)	
			2:16 DWORD (64 bytes) 3:32 DWORD (128 bytes)	
3	RO	RX_DMA_BUSY	1 : RX_DMA is busy	0
			0 : RX_DMA is not busy	
2	R/W	RX_DMA_EN	1 : Enable RX_DMA	0
			0 : Disable RX_DMA (when disabled, RX_DMA will finish the current	
			receiving packet, then stop.)	
1	RO	TX_DMA_BUSY	1 : TX_DMA is busy	0
			0 : TX_DMA is not busy	
0	R/W	TX_DMA_EN	1 : Enable TX_DMA	0
			0 : Disable TX_DMA (when disabled, TX_DMA will finish the current	
			sending packet, then stop.)	

WPDMA_RST_IDX (offset:0x020C,default:0x00000000)

Bits	Туре	Name	Description	Init Value
31:17			Reserved	
16	W1C	RST_DRX_IDX0	Write 1 to reset to RX_DMARX_IDX0 to 0	1'b0
15:6			Reserved	
5	W1C	RST_DTX_IDX5	Write 1 to reset to TX_DMATX_IDX5 to 0	1'b0

DSRT5370_V1.0_083010





Revision August 30, 2010

4	W1C	RST_DTX_IDX4	Write 1 to reset to TX_DMATX_IDX4 to 0	1'b0
3	W1C	RST_DTX_IDX3	Write 1 to reset to TX_DMATX_IDX3 to 0	1'b0
2	W1C	RST_DTX_IDX2	Write 1 to reset to TX_DMATX_IDX2 to 0	1'b0
1	W1C	RST_DTX_IDX1	Write 1 to reset to TX_DMATX_IDX1 to 0	1'b0
0	W1C	RST_DTX_IDX0	Write 1 to reset to TX_DMATX_IDX0 to 0	1'b0

DELAY_INT_CFG (offset:0x0210,default:0x00000000)

Bits	Туре	Name	Description	Init Value
31	RW	TXDLY_INT_EN	1: Enable TX delayed interrupt mechanism.	1'b0
			0: Disable TX delayed interrupt mechanism.	
30:24	RW	TXMAX_PINT	Specified Max # of pended interrupts.	7'b0
			When the # of pended interrupts equal or grater than the value	
			specified here or interrupt pending time reach the limit (See bellow),	
			an Final TX_DLY_INT is generated.	
			Set to 0 will disable pending interrupt count check	
23:16	RW	TXMAX_PTIME	Specified Max pending time for the internal TX_DONE_INTO-5. When	8'b0
			the pending time equal or grater TXMAX_PTIME x 20us or the # of	
			pended TX_DONE_INTO-5 equal or grater than TXMAX_PINT (see	
			above), an Final TX_DLY_INT is generated	
			Set to 0 will disable pending interrupt time check	
15	RW	RXDLY_INT_EN	1: Enable RX delayed interrupt mechanism.	1'b0
			0: Disable RX delayed interrupt mechanism.	
14:8	RW	RXMAX_PINT	Specified Max # of pended interrupts.	7'b0
			When the # of pended interrupts equal or grater than the value	
			specified here or interrupt pending time reach the limit (See bellow),	
			an Final RX_DLY_INT is generated.	
			Set to 0 will disable pending interrupt count check	
7:0	RW	RXMAX_PTIME	Specified Max pending time for the internal RX_DONE_INT. When the	8'b0
			pending time equal or grater RXMAX_PTIME x 20us or , the # of	
			pended RX_DONE_INT equal or grater than RXMAX_PCNT (see	
			above), an Final RX_DLY_INT is generated	
			Set to 0 will disable pending interrupt time check	

WMM_AIFSN_CFG (offset:0x0214,default:0x00000000)

Bits	Type	Name	Description	Init Value
31:16			Reserved	
15:12	RW	AIFSN3	WMM parameter AIFSN3	4'h0
11:8	RW	AIFSN2	WMM parameter AIFSN2	4'h0
7:4	RW	AIFSN1	WMM parameter AIFSN1	4'h0
3:0	RW	AIFSN0	WMM parameter AIFSN0	4'h0

WMM_CWMIN_CFG (offset:0x0218,default:0x00000000)

Bits	Type	Name	Description	Init Value
31:16			Reserved	
15:12	ŘW	CW_MIN3	WMM parameter Cw_min3	4'h0
11:8	RW	CW_MIN2	WMM parameter Cw_min2	4'h0
7:4	RW	CW_MIN1	WMM parameter Cw_min1	4'h0
3:0	RW	CW_MIN0	WMM parameter Cw_min0	4'h0

WMM_CWMAX_CFG (offset:0x021C,default:0x00000000)

Bits	Type	Name	Description	Init Value
31:16			Reserved	

DSRT5370_V1.0_083010





Revision August 30, 2010

15:12	RW	CW_MAX3	WMM parameter Cw_max3	4'h0
11:8	RW	CW_MAX2	WMM parameter Cw_max2	4'h0
7:4	RW	CW_MAX1	WMM parameter Cw_max1	4'h0
3:0	RW	CW_MAX0	WMM parameter Cw_max0	4'h0

WMM_TXOP0_CFG (offset:0x0220,default:0x00000000)

Bits	Туре	Name	Description	Init Value
31:16	RW	TXOP1	WMM parameter TXOP1	16'h0
15:0	RW	TXOP0	WMM parameter TXOP0	16'h0

WMM_TXOP1_CFG (offset:0x0224,default:0x00000000)

Bits	Type	Name	Description	Init Value
31:16	RW	TXOP3	WMM parameter TXOP3	16'h0
15:0	RW	TXOP2	WMM parameter TXOP2	16'h0

GPIO_CTRL (offset:0x0228,default:0x0F00FF00)

Bits	Туре	Name	Description		Init Value
31:28	R		Reserved		4'b0
27:24	RW	GPIO11_8_D	GPIO11~8 direction		4'hF
			0: Output	1: Input	
23:20	R		Reserved		4'b0
19:16	RW	GPIO11_8_0	GPIO11~8 data	A (1)	4'b0
15:8	RW	GPIO7_0_D	GPIO7~0 direction	XVX	8'hFF
			0: Output	1: Input	
7:0	RW	GPIO7_0_0	GPIO7~0 data		8'h00

MCU_CMD_REG (offset:0x022C,default:0x00000000)

Bits	Туре	Name	Description	Init Value
31:8			Reserved	
7:0	RW	MCU_CMD	MCU command register. Internal 8051 write this register will trigger	8'h0
			MCU command interrupt (0x0200 bit 9) to host.	

TX_BASE_PTR0 (offset:0x0230,default:0x00000000)

Bits	Type	Name	Description	Init Value
31:0	R/W	TX_BASE_PTR0	Point to the base address of TX_Ring0 (4-DWORD aligned address)	0

TX_MAX_CNT0 (offset:0x0234,default:0x00000000)

Bits	Туре	Name	Description	Init Value
31:12			Reserved	
11:0	R/W	TX_MAX_CNT0	The maximum number of TXD count in TXD_Ring0.	0

TX CTX IDX0 (offset:0x0238,default:0x00000000)

Bits	Type	Name	Description	Init Value
31:12	().		Reserved	
11:0	R/W	TX_CTX_IDX0	Point to the next TXD CPU wants to use	0

TX_DTX_IDX0 (offset:0x023C,default:0x00000000)

Bits	Туре	Name	Description	Init Value
11:0	RO	TX_DTX_IDX0	Point to the next TXD DMA wants to use	0

TX_BASE_PTR2 (offset:0x0250,default:0x00000000)

TX_MAX_CNT2 (offset:0x0254,default:0x00000000)

TX_CTX_IDX2 (offset:0x0258,default:0x00000000)

TX_DTX_IDX2 (offset:0x025C,default:0x00000000)

DSRT5370_V1.0_083010 - 10 -





Revision August 30, 2010

TX_BASE_PTR3 (offset:0x0260,default :0x00000000)

TX_MAX_CNT3 (offset:0x0264,default :0x00000000)

TX_CTX_IDX3 (offset:0x0268,default :0x00000000)

TX_DTX_IDX3 (offset:0x026C,default :0x00000000)

TX_BASE_PTR4 (offset:0x0270,default :0x00000000)

TX_MAX_CNT4 (offset:0x0274,default :0x00000000)

TX_CTX_IDX4 (offset:0x0278,default :0x00000000)

TX_DTX_IDX4 (offset:0x027C,default :0x00000000)

TX_BASE_PTR5 (offset:0x0280,default :0x00000000)

TX_MAX_CNT5 (offset:0x0284,default :0x00000000)

TX_CTX_IDX5 (offset:0x0288,default :0x00000000)

TX_DTX_IDX5 (offset:0x028C,default :0x00000000)

RX_BASE_PTR (offset:0x0290,default :0x00000000)

Bits	Type	Name	Description	Init Value
31:0	R/W	RX_BASE_PTR0	Point to the base address of RXD Ring #0 (GE ports). It should be a 4-	0
			DWORD aligned address	

RX_MAX_CNT (offset:0x0294,default :0x00000000)

Bits	Туре	Name	Description	Init Value
31:12			Reserved	
11:0	R/W	RX_MAX_CNT0	The maximum number of RXD count in RXD Ring #0.	0

RX_CALC_IDX (offset:0x0298,default:0x00000000)

Bits	Type	Name	Description	Init Value
31:12			Reserved	
11:0	R/W	RX_CALC_IDX0	Point to the next RXD CPU wants to allocate to RXD Ring #0.	0

FS _DRX_IDX (offset:0x029C,default:0x00000000)

Bits	Type	Name	Description	Init Value
31:12			Reserved	
11:0	R/W		Point to the next RXD DMA wants to use in FDS Ring#0. It should be a 4-DWORD aligned address.	0

USB_DMA_CFG (offset:0x02A0,default:0x00000000)

Bits	Туре	Name	Description	Init Value
31	R	TX_BUSY	USB DMA TX FSM busy	0
30	R	RX_BUSY	USB DMA RX FSM busy	0
29:24	R	EPOUT_VLD	OUT endpoint data valid	0
23	R/W	UDMA_TX_EN	USB DMA TX enable	0
22	R/W	UDMA_RX_EN	USB DMA RX enable	0
21	R/W	RX_AGG_EN	RX bulk aggregation enable	0
20	R/W	TXOP_HALT	Halt TXOP count down when TX buffer is full.	0
			0: disable 1: enable	
19	R/W	TX_CLEAR	Clear USB DMA TX path	0
18:17			Reserved	

DSRT5370_V1.0_083010





Revision August 30, 2010

16	R/W	PHY_WD_EN	USB PHY watch-dog enable	0
15:8	RW	RX_AGG_LMT	RX bulk aggregation limit. Unit is 1024 bytes	00
7:0	RW	RX_AGG_TO	RX bulk aggregation time-out count. Unit is 1us	00

US_CYC_CNT (offset:0x02A4,default :0x00F00021)

Bits	Туре	Name	Description	Init Value
31:29			Reserved	
28	R/W	EDT_PYPASS	Edt_bypass (for DFT scan compression)	0
27:25			Reserved	0
24	R/W	TEST_EN	Test mode enable	0
23:16	R/W	TEST_SEL	Test mode selection	8'hf0
15:9			Reserved	
8	R/W	BT_MODE_EN	Blue-tooth mode enable	0
7:0	RW	US_CYC_CNT	Clock cycle count in 1us. It's dependent on the interface clock rate. For PCI 33, set 8'h21. For PCI express, set 8'h7D. For USB, set 8'h1E.	8'h21

DSRT5370_V1.0_083010 - 12 -Form No.: QS-073-F02 Rev.: 1 Kept by: DCC Ret. Time: 5 Years







Revision August 30, 2010

3.2 PBF registers

SYS_CTRL (offset: 0x0400,default:0x00002000)

Bits	Type	Name	Description	Init Value
31:20			Reserved)
			Shared memory access selection.	
19	R/W	SHR_MSEL	0: address 0x4000 – 0x7FFF mapping to lower 16kB of shared memory	0
			1: address 0x4000 – 0x5FFF mapping to higher 8kB of shared memory	
			Packet buffer memory access selection.	
18:17	R/W	PBF_MSEL	00: address 0x8000 – 0xFFFF mapping to 1 st 32kB of packet buffer.	0
			01: address 0x8000 – 0xFFFF mapping to 2 nd 32kB of packet buffer.	
16	R/W	HST_PM_SEL	Host program ram write selection. This bit is only for PCI/PCIe mode.	0
15			Reserved	
14	R/W	CAP_MODE	Packet buffer capture mode.	0
			0: packet buffer in normal mode.	
			1: packet buffer in BBP capture mode.	
13	R/W	PME_OEN	PCI and PCIE mode: PCI PME OEN	1
			USB mode: 1: force TR_PE=0, RF_PE = 0. 0: normal function.	
12	R/W	CLKSELECT	MAC/PBF clock source selection.	0
			0: from PLL	
			1: from 40MHz clock input	
11	R/W	PBF_CLKEN	PBF clock enable.	0
10	R/W	MAC_CLK_EN	MAC clock enable.	0
9	R/W	DMA_CLK_EN	DMA clock enable.	0
8			Reserved	
7	R/W	MCU_READY	MCU ready. 8051 writes '1' to this bit to inform host internal MCU is	0
			ready.	
6:5			Reserved	
4	R/W	ASY_RESET	ASYNC interface reset. Write '1' to put ASYNC into reset state.	0
3	R/W	PBF_RESET	PBF hardware reset. Write '1' to put PBF into reset state.	0
2	R/W	MAC_RESET	MAC hardware reset. Write '1' to put MAC into reset state.	0
1	R/W	DMA_RESET	DMA hardware reset. Write '1' to put DMA into reset state.	0
0	W1C	MCU_RESET	MCU hardware reset. This bit will be auto-cleared after several clock	0
			cycles.	

HOST_CMD (offset: 0x0404,default :0x00000000)

Bits	Type	Name	Description	Init Value
31:0	R/W	HST_CMD	Host command code. Host write this register will trigger interrupt to	0
			8051.	

PBF_CFG (offset: 0x0408,default:0x07000016)

Bits	Type	Name	Description	Init Value
31:27			Reserved	
26:24	R/W	NULL2_SEL	NULL2 frame buffer selection (reuse beacon buffer).	3'h0
			0: use beacon #0 buffer (address set by 0x42C[7:0])	
			1: use beacon #1 buffer (address set by 0x42C[15:8])	
			2: use beacon #2 buffer (address set by 0x42C[23:16])	

DSRT5370_V1.0_083010 - 13 -





Revision August 30, 2010

			TREVISION /	авазс 50, 1
			3: use beacon #3 buffer (address set by 0x42C[31:24])	
			4: use beacon #4 buffer (address set by 0x430[7:0])	
			5: use beacon #5 buffer (address set by 0x430[15:8])	
			6: use beacon #6 buffer (address set by 0x430[23:16])	
			7: use beacon #7 buffer (address set by 0x430[31:24])	
23:21	R/W	TX1Q_NUM	Queue depth of Tx1Q. The maximum number is 7.	3'h3
20:16	R/W	TX2Q_NUM	Queue depth of Tx2Q. The maximum number is 20.	5'h10
15	R/W	NULLO_MODE	NULLO frame auto mode. In this mode, all TXQ2 will be enabled after	0
			NULL0 frame transmitted.	
			0: disable 1: enable	
14	R/W	NULL1_MODE	NULL1 frame auto mode. In this mode, all TXQ (0/1/2) will be disabled	0
			after NULL1 frame transmitted.	·
			0: disable 1: enable	
13	R/W	RX_DROP_MODE	Rx drop mode. When set, PBF will drop Rx packet before into DMA.	0
			0: normal mode 1: drop mode	
12	R/W	TX0Q_MODE	Tx0Q operation mode.	0
			0: auto mode 1: manual mode	
11	R/W	TX1Q_MODE	Tx1Q operation mode.	0
			0: auto mode 1: manual mode	
10	R/W	TX2Q_MODE	Tx2Q operation mode.	0
			0: auto mode 1: manual mode	
9	R/W	RX0Q_MODE	Rx0Q operation mode.	0
			0: auto mode 1: manual mode	
8	R/W	HCCA_MODE	HCCA auto mode. In this mode, TXQ1 will be enabled when CF-POLL	0
			arriving.	
			0: disable 1: enable	
7:5			Reserved	
4	R/W	TX0Q_EN	Tx0Q enable	1
3	R/W	TX1Q_EN	Tx1Q enable	0
2	R/W	TX2Q_EN	Tx2Q enable	1
1	R/W	RX0Q_EN	Rx0Q enable	1
0			Reserved	
				•

MAX_PCNT (offset: 0x040C,default:0x1F3F9F9F)

Bits	Туре	Name	Description	Init Value
31:24	R/W	MAX_TX0Q_PCNT	Maximum buffer page count of Tx0Q.	8'h1f
23:16	R/W	MAX_TX1Q_PCNT	Maximum buffer page count of Tx1Q.	8'h3f
15:8	R/W	MAX_TX2Q_PCNT	Maximum buffer page count of Tx2Q.	8'h9f
7:0	R/W	MAX_RX0Q_PCNT	Maximum buffer page count of Rx0Q.	8'h9f

BUF_CTRL (offset:0x0410,default:0x00000000)

Bits	Туре	Name	Description	Init Value
31:12			Reserved	
11	W1C	WRITE_TX0Q	Manual write Tx0Q.	0
10	W1C	WRITE_TX1Q	Manual write Tx1Q.	0
9	W1C	WRITE_TX2Q	Manual write Tx2Q	0
8	W1C	WRITE_RX0Q	Manual write Rx0Q	0
7	W1C	NULLO_KICK	Kick out NULLO frame. This bit will be cleared after NULLO frame is transmitted.	0
6	W1C	NULL1_KICK	Kick out NULL1 frame. This bit will be cleared after NULL1 frame is transmitted.	0

DSRT5370_V1.0_083010 - 14 -





Revision August 30, 2010

5	W1C	BUF_RESET	Buffer reset.	0
4	W1C	NULL2_KICK	Kick out NULL2 frame. This bit will be cleared after NULL1 frame is	0
			transmitted.	
3	W1C	READ_TX0Q	Manual read Tx0Q.	0
2	W1C	READ_TX1Q	Manual read Tx1Q.	0
1	W1C	READ_TX2Q	Manual read Tx2Q	0
0	W1C	READ_RX0Q	Manual read Rx0Q	0

MCU_INT_STA (offset:0x0414,default:0x00000000)

Bits	Туре	Name	Description	Init Value
31:28			Reserved	
27	R/W	MAC_INT_11	MAC interrupt 11: Reserved	0
26	R/W	MAC_INT_10	MAC interrupt 10: Reserved	0
25	R/W	MAC_INT_9	MAC interrupt 9: Reserved	0
24	R/W	MAC_INT_8	MAC interrupt 8: RX QoS CF-Poll interrupt	0
23	R/W	MAC_INT_7	MAC interrupt 7: TXOP early termination interrupt	0
22	R/W	MAC_INT_6	MAC interrupt 6: TXOP early timeout interrupt	0
21	R/W	MAC_INT_5	MAC interrupt 5: Reserved	0
20	R/W	MAC_INT_4	MAC interrupt 4: GP timer interrupt	0
19	R/W	MAC_INT_3	MAC interrupt 3: Auto wakeup interrupt	0
18	R/W	MAC_INT_2	MAC interrupt 2: TX status interrupt	0
17	R/W	MAC_INT_1	MAC interrupt 1: Pre-TBTT interrupt	0
16	R/W	MAC_INT_0	MAC interrupt 0: TBTT interrupt	0
15:13			Reserved	
12	R/W	N2TX_INT	NULL2 frame Tx complete interrupt.	0
11	R/W	DTX0_INT	DMA to TX0Q frame transfer complete interrupt.	0
10	R/W	DTX1_INT	DMA to TX1Q frame transfer complete interrupt.	0
9	R/W	DTX2_INT	DMA to TX2Q frame transfer complete interrupt.	0
8	R/W	DRX0_INT	RXOQ to DMA frame transfer complete interrupt.	0
7	R/W	HCMD_INT	Host command interrupt.	0
6	R/W	NOTX_INT	NULLO frame Tx complete interrupt.	0
5	R/W	N1TX_INT	NULL1 frame Tx complete interrupt.	0
4	R/W	BCNTX_INT	Beacon frame Tx complete interrupt.	0
3	R/W	MTX0_INT	TX0Q to MAC frame transfer complete interrupt.	0
2	R/W	MTX1_INT	TX1Q to MAC frame transfer complete interrupt.	0
1	R/W	MTX2_INT	TX2Q to MAC frame transfer complete interrupt.	0
0	R/W	MRX0_INT	MAC to RX0Q frame transfer complete interrupt.	0

^{*}This register is only for 8051

MCU_INT_ENA (offset:0x0418,default:0x00000000)

Bits	Туре	Name	Description	Init Value
31:28			Reserved	
27	R/W	MAC_INT11_EN	MAC interrupt 11 enable	0
26	R/W	MAC_INT10_EN	MAC interrupt 10 enable	0
25	R/W	MAC_INT9_EN	MAC interrupt 9 enable	0
24	R/W	MAC_INT8_EN	MAC interrupt 8 enable	0
23	R/W	MAC_INT7_EN	MAC interrupt 7 enable	0
22	R/W	MAC_INT6_EN	MAC interrupt 6 enable	0
21	R/W	MAC_INT5_EN	MAC interrupt 5 enable	0
20	R/W	MAC_INT4_EN	MAC interrupt 4 enable	0

DSRT5370_V1.0_083010 - 15 -





Revision August 30, 2010

19	R/W	MAC_INT3_EN	MAC interrupt 3 enable	0
18	R/W	MAC_INT2_EN	MAC interrupt 2 enable	0
17	R/W	MAC_INT1_EN	MAC interrupt 1 enable	0
16	R/W	MAC_INTO_EN	MAC interrupt 0 enable	0
15:13			Reserved	
12	R/W	N2TX_INT_EN	NULL2 frame Tx complete interrupt enable.	0
11	R/W	DTX0_INT_EN	DMA to TX0Q frame transfer complete interrupt enable.	0
10	R/W	DTX1_INT_EN	DMA to TX1Q frame transfer complete interrupt enable.	0
9	R/W	DTX2_INT_EN	DMA to TX2Q frame transfer complete interrupt enable.	0
8	R/W	DRX0_INT_EN	RX0Q to DMA frame transfer complete interrupt enable.	0
7	R/W	HCMD_INT_EN	Host command interrupt enable.	0
6	R/W	NOTX_INT_EN	NULLO frame Tx complete interrupt enable.	0
5	R/W	N1TX_INT_EN	NULL1 frame Tx complete interrupt enable.	0
4	R/W	BCNTX_INT_EN	Beacon frame Tx complete interrupt enable.	0
3	R/W	MTX0_INT_EN	TX0Q to MAC frame transfer complete interrupt enable.	0
2	R/W	MTX1_INT_EN	TX1Q to MAC frame transfer complete interrupt enable.	0
1	R/W	MTX2_INT_EN	TX2Q to MAC frame transfer complete interrupt enable.	0
0	R/W	MRX0_INT_EN	MAC to RX0Q frame transfer complete interrupt enable.	0

^{*}This register is only for 8051

TX0Q_IO (offset: 0x041C,default:0x00000000)

Bits	Type	Name	Description	Init Value
31:16			Reserved	
15:0	R/W	TX0Q_IO	TX0Q IO port. This register is used in manual mode.	0

TX1Q_IO (offset: 0x0420,default :0x00000000)

Bits	Type	Name	Description	Init Value
31:16			Reserved	
15:0	R/W	TX1Q_IO	TX1Q IO port. This register is used in manual mode.	0

TX2Q IO (offset: 0x0424,default:0x00000000)

Bits	Type	Name	Description	Init Value
31:16			Reserved	
15:0	R/W	TX2Q_IO	TX2Q IO port. This register is used in manual mode.	0

RXOQ_IO (offset: 0x0428,default:0x00000000)

Bits	Type	Name	Description	Init Value
31:16			Reserved	
15:0	R/W	RX0Q_IO	RXOQ IO port. This register is used in manual mode.	0

BCN_OFFSET0 (offset: 0x042C,default:0xECE8E4E0)

Bits	Type	Name	Description	Init Value
31:24	R/W	BCN3_OFFSET	Beacon #3 address offset in shared memory. Unit is 64 byte.	8'hec
23:16	R/W	BCN2_OFFSET	Beacon #2 address offset in shared memory. Unit is 64 byte.	8'he8
15:8	R/W	BCN1_OFFSET	Beacon #1 address offset in shared memory. Unit is 64 byte.	8'he4
7:0	R/W	BCN0_OFFSET	Beacon #0 address offset in shared memory. Unit is 64 byte.	8'he0

BCN_OFFSET1 (offset: 0x0430,default :0xFCF8F4F0)

Bits	Туре	Name	Description	Init Value
31:24	R/W	BCN7_OFFSET	Beacon #7 address offset in shared memory. Unit is 64 byte.	8'hfc
23:16	R/W	BCN6_OFFSET	Beacon #6 address offset in shared memory. Unit is 64 byte.	8'hf8
15:8	R/W	BCN5_OFFSET	Beacon #5 address offset in shared memory. Unit is 64 byte.	8'hf4
7:0	R/W	BCN4_OFFSET	Beacon #4 address offset in shared memory. Unit is 64 byte.	8'hf0

DSRT5370_V1.0_083010 - 16 -



Revision August 30, 2010

TXRXQ_STA (offset: 0x0434,default:0x22020202)

Bits	Туре	Name	Description	Init Value
31:24	RO	RX0Q_STA	RxQ status	8'h22
23:16	RO	TX2Q_STA	Tx2Q status	8'h02
15:8	RO	TX1Q_STA	Tx1Q status	8'h02
7:0	RO	TX0Q_STA	Tx0Q status	8'h02

TXRXQ_PCNT (offset: 0x0438,default:0x00000000)

Bits	Type	Name	Description	Init Value
31:24	RO	RX0Q_PCNT	Page count in RxQ	8'h00
23:16	RO	TX2Q_PCNT	Page count in Tx2Q	8'h00
15:8	RO	TX1Q_PCNT	Page count in Tx1Q	8'h00
7:0	RO	TX0Q_PCNT	Page count in Tx0Q	8'h00

PBF_DBG (offset: 0x043C,default :0x840080FE)

Bits	Type	Name	Description	Init Value
31:8			Reserved	24'h840080
7:0	RO	FREE_PCNT	Free page count	8'hFE

CAP_CTRL (offset: 0x0440,default:0x01400000)

Bits	Туре	Name	Description	Init Value
31	R/W	CAP_ADC_FEQ	Data source.	0
			0: data from the ADC output	
			1: Data from the FEQ output	
30	WC	CAP_START	Data capture start	0
			0: No action	
			1: Start data capture (cleared automatically after capture	
			finished)	
29	W1C	MAN_TRIG	Manual capture trigger	0
28:16	R/W	TRIG_OFFSET	Starting address offset before trigger point.	13'h140
15:13			Reserved	
12:0	RO	START_ADDR	Starting address of captured data.	13'h000

BCN_OFFSET2 (offset: 0x0444,default:0x0C080400)

Bits	Туре	Name	Description	Init Value
31:24	R/W	BCN11_OFFSET	Beacon #11 address offset in shared memory. Unit is 64 byte.	8'h0c
23:16	R/W	BCN10_OFFSET	Beacon #10 address offset in shared memory. Unit is 64 byte.	8'h08
15:8	R/W	BCN9_OFFSET	Beacon #9 address offset in shared memory. Unit is 64 byte.	8'h04
7:0	R/W	BCN8_OFFSET	Beacon #8 address offset in shared memory. Unit is 64 byte.	8'h00

BCN_OFFSET3 (offset: 0x0448,default:0x1C181410)

Bits	Туре	Name	Description	Init Value
31:24	R/W	BCN15_OFFSET	Beacon #15 address offset in shared memory. Unit is 64 byte.	8'h1c
23:16	R/W	BCN14_OFFSET	Beacon #14 address offset in shared memory. Unit is 64 byte.	8'h18
15:8	R/W	BCN13_OFFSET	Beacon #13 address offset in shared memory. Unit is 64 byte.	8'h14
7:0	R/W	BCN12_OFFSET	Beacon #12 address offset in shared memory. Unit is 64 byte.	8'h10





Revision August 30, 2010

3.3 TEST registers

RF_CSR_CFG (offset: 0x0500, default: 0x0000_0000)

Bits	Туре	Name	Description	Init Value
31:18	R		Reserved	0
17	R/W1	RF_CSR_KICK	Write – kick RF register read/write	0
			0: do nothing 1: kick read/write process	
			Read – Polling RF register read/write	
			0: idle 1: busy	
16	R/W	RF_CSR_WR	0: read 1: write	0
15:14	R		Reserved	0
13:8	R/W	TESTCSR_RFACC_REGNUM	RF register ID R0 ~ R63	0
			0 for R0, 1 for R1 and so on.	
7:0	R/W	RF_CSR_DATA	Write – DATA written to RF	0
			Read – DATA read from RF	

RF_SETTING (offset: 0x0504, default: 0x0000_0005)

Bits	Туре	Name	Description	Init Value
31:23	R		Reserved	0
22:21	R/W	TESTCSR_RF_LNA0	RF_LNA0 value in test mode	0
20:16	R/W	TESTCSR_RF_VGA0	RF_VGA0 value in test mode	0
15:10	R		Reserved	0
9	R/W	TESTCSR_RF_PA_PE_G0	RF_PA_PE_G0 value in test mode	0
8	R/W	TESTCSR_RF_DC_CAL_ENO	RF_DC_CAL_ENO value in test mode	0
7:3	R		Reserved	0
2	R/W	TESTCSR_RF_LDO123_PE	LDO123_PE value in test mode	1
1	R/W	TESTCSR_RF_TR	RF_TR value in test mode	0
0	R/W	TESTCSR_RF_PE	RF_PE value in test mode	1

RF_TEST_CONTROL (offset: 0x0508, default: 0x0000_0000)

Bits	Туре	Name	Description	Init Value
31:9	R		Reserved	0
8	R/W	RF_LNA_PE_G0	RF LNA PE G0 value	0
7:4	R		Reserved	0
3	R/W	RF_TRSW_ANT1	TR switch antenna 1	0
2	R/W	RF_ANT_SEL	RF antenna select	0
1	R/W	TSSI0PSI1	0: ADC6 is used for TSSI	0
			1: ADC6 is used for PSI	
0	R/W	BYPASS_RF	When set, RF control signals come from RF_SETTING	0
			instead of MAC/BBP in normal operation mode	

PTN CTRL (offset: 0x0540, default: 0x0008 1000)

	TT_0TTL (011501 0X05 10) delidati 0X0500_1000)					
Bits	Туре	Name	Description	Init Value		
31	R	DATA_DETECT_EN	After detect valid data, It starts to store data into memory.	0		
			That is for MEM mode.			
30	R/W	PTN_REPEAT	Continuously repeat PTN	0		
29	R/W	PTN_ADC6_MODE	SWITCH PTN Rx source to ADC6	0		
28	R/W		Reserved	0		

DSRT5370_V1.0_083010 - 18 -





Revision August 30, 2010

		*		
27	R/W	PTN_LPBK_SEL_RX0	PTN loop back path via RX0	0
26:25	R/W	PTN_MODE	PTN mode selection:	0
			0: RAMP 1: SINE 2: MEM_I 3:MEM_Q	
24	R/W	PTN_ACCESS_MEM	Indicate PTN is accessing MEM	0
		(PTN_KICK)	When write this bit, it will kick-off PTN run.	
23:20	R/W	LATENCY	LATENCY of updated time of RAMP data.	0
			The unit is 32 times of clock cycle.	
19	R/W	AUTO_ADJUST	When Running SINE mode, if turn on this bit then it will use	1
			former trained value in RAMP MODE.	
18:16	R/W	EXT_ADJUST_SCALE	When disable above bit (auto_adjust = 0), then it will use	0
			this value for normalization. (The full scale is 15, the	
			mapping relationship is:	
			0: 8 1:9 2:10 3:11 4:12 5:13 6:14 7:15	
15:14	R		Reserved	0
13:0	R/W	RD_START_ADDRESS	The start address of read when taking data from PBF	14'h1000
			memory in MEM mode.	

PTN_WRITE_ADDRESS (offset: 0x0544, default: 0x03FF_0000)

Bits	Туре	Name	Description	Init Value
31:30	R		Reserved	0
29:16	R/W	WR_END_ADDRESS	The end address of write when storing data to PBF memory	14'h03ff
			in MEM mode.	
15:14	R		Reserved	0
13:0	R/W	WR_START_ADDRESS	The start address of write when storing data to PBF	0
			memory in MEM mode.	

PTN_DETECTED_MIN_THRESHOLD_I (offset: 0x0548, default: 0x00FF_03FF)

Bits	Туре	Name	Description	Init Value
31:24	R		Reserved	0
23:16	R	ADC_MIN_VALUE_I	The minimum output value of ADC I-channel.	8'hff
15:10	R		Reserved	0
9:0	R	DAC_MIN_LEVEL_I	The corresponding input value of DAC I-channel.	10'h3ff

PTN_DETECTED_MAX_THRESHOLD_I (offset: 0x054c, default: 0x0000_0000)

Bits	Туре	Name	Description	Init Value
31:24	R		Reserved	0
23:16	R	ADC_MAX_VALUE_I	The maximum output value of ADC I-channel.	8'hff
15:10	R		Reserved	0
9:0	R	DAC_MAX_LEVEL_I	The corresponding input value of DAC I-channel.	10'h3ff

PTN_DETECTED_MIN_THRESHOLD_Q (offset: 0x0550, default: 0x00FF_03FF)

Bits	Туре	Name	Description	Init Value
31:24	R		Reserved	0
23:16	R	ADC_MIN_VALUE_Q	The minimum output value of ADC Qchannel.	8'hff
15:10	R		Reserved	0
9:0	R	DAC_MIN_LEVEL_Q	The corresponding input value of DAC Q-channel.	10'h3ff

PTN_DETECTED_MAX_THRESHOLD_Q (offset: 0x0554, default: 0x0000_0000)

Bits	Туре	Name	Description	Init Value
31:24	R		Reserved	0
23:16	R	ADC_MAX_VALUE_Q	The maximum output value of ADC Q-channel.	8'hff
15:10	R		Reserved	0
9:0	R	DAC_MAX_LEVEL_Q	The corresponding input value of DAC Q-channel.	10'h3ff

DSRT5370_V1.0_083010 - 19 -





Revision August 30, 2010

EFUSE_CTRL (offset: 0x0580, default: 0x0000_8800)

Bits	Туре	Name	Description	Init Value
31	R	SEL_EFUSE	Currently used NVM(Non-Volatile Memory)	0
			0: external EEPROM 1: internal electrical fuse PROM	
30	R/W1	EFSROM_KICK	Write it – kick off electrical fuse read/write.	0
			0: idle 1: start read/write	
			Read it – busy bit to electrical fuse read/write	
			0: read/write done 1: busy	
29:26	R		Reserved	0
25:16	R/W	EFSROM_AIN	Address to be read from/written to electrical fuse PROM.	0
			The address must be 16-byte alignment. (This is to say, the	
			last 4 bits must be 0)	
15:14	R/W	EFSROM_LDO_ON_TIME	LDO read time (in 128us)	0x2
13:8	R/W	EFSROM_LDO_OFF_TIME	LDO discharge time (in 128us)	0x8
7:6	R/W	EFSROM_MODE	Electrical fuse PROM access mode:	0
			11: Write in physical view 10: reserved	
			01: Read in physical view 00: Read in logical view	
5:0	R	EFSROM_AOUT	Corresponding usage map entity number to the data read	0
			back in logical view	

RFUSE_DATA3 (offset: 0x0590, default: 0x0000_0000)

Bits	Туре	Name	Description	Init Value
31:0	R/W	EFSROM_DATA3	For write: data to be written to electrical fuse PROM	0
			For read: data read back from electrical fuse PROM	

RFUSE_DATA2 (offset: 0x0594, default: 0x0000_0000)

Bits	Type	Name	Description	Init Value
31:0	R/W	EFSROM_DATA2	For write: data to be written to electrical fuse PROM	0
			For read: data read back from electrical fuse PROM	

RFUSE_DATA1 (offset: 0x0598, default: 0x0000_0000)

Bits	Туре	Name	Description	Init Value
31:0	R/W	EFSROM_DATA1	For write: data to be written to electrical fuse PROM	0
			For read: data read back from electrical fuse PROM	

RFUSE_DATA0 (offset: 0x059c, default: 0x0000_0000)

Bits	Type	Name	Description	Init Value
31:0	R/W	EFSROM_DATA0	For write: data to be written to electrical fuse PROM	0
			For read: data read back from electrical fuse PROM	

OSC_CTRL (offset: 0x05a4, default: 0x0003_FF11)

Bits	Туре	Name	Description		Init Value
31:29	R		Reserved		0
28:8	R/W	OSC_DIV	Used to divide ring clock t	to get wanted OSC clock.	21'h3ff
7:5	R		Reserved		0
4	R/W	OSC_EN	Enable OSC clock generat	ion	1
3	R/W	OSC_CAL_EN	Enable OSC clock calibrati	on	0
2:0	R/W	OSC_RATE_SEL	OSC clock rate selection.		1
			000: 1d16M	001: 1d32M	
			010: 1d64M	011: 1d128M	
			100: 1d256M	101: 1d512M	
			110: 1d1024M	111: 1d2048M	

DSRT5370_V1.0_083010 - 20 -





Revision August 30, 2010

OSC_CAL_OUT (offset: 0x05a8, default: 0x0000_0000)

Bits	Type	Name	Description	Init Value
31:21	R	Reserved		0
20:0	R	OSC_CAL_OUT	Oscillator calibration result	0

BIST 0 (offset: 0x05C0, default: 0x0000 0000)

Bits	Type	Name	Description	Init Value
31	W1	BBP_BIST_START	Write 1 to start BBP BIST, write 0 do nothing	0
30	W1	MAC_BIST_START	Write 1 to start MAC BIST, write 0 do nothing	0
29	W1	USBPHYBIST_BIST_START	Write 1 to start USBPHY BIST, write 0 do nothing	0
28	W	USB_BIST_SPEED_W	USB BIST select high speed mode	0
			0: full speed 1: high speed	
27	R	P_DATAQ_BIST_FAIL	PCIE endpoint P_DATAQ bist fail	0
26	R	Q_HDRQ_BIST_FAIL	PCIE endpoint Q_HDRQ bist fail	0
25	R	RETRYRAM_BIST_FAIL	PCIE endpoint RETRYRAM bist fail	0
24	R	RETRYSOTRAM_BIST_FAIL	PCIE endpoint RETRYSOTRAM bist fail	0
23	R	BIST_FAIL_ROM	8051 ROM bist fail	0
22:16	R	BIST_EFSROM_FAIL	Electrical fuse ROM bist fail	0
15	R	BIST_PBF_FAIL	PBF buffer bist fail	0
14	R	BIST_SMEM_FAIL	PBF shared memory bist fail	0
13:12	R	BIST_SEC_FAIL	SEC bist fail	0
11:8	R	NMAC_BIST_FAIL	NMAC bist fail	0
7	R	BIST_FAIL_DM	8051 DM bist fail	0
6	R	BIST_FAIL_M0	USB M0 bist fail	0
5	R	BIST_FAIL_M1	USB M1 bist fail	0
4	R	BIST_FAIL_PM	8051 program memory bist fail	0
3	R	BIST_RX_FAIL	Asynchronous interface RX bist fail	0
2	R	BIST_TX_FAIL	Asynchronous interface TX bist fail	0
1	R	ANY_OTHER_FAIL	ANY bist fail	0
0	R	BIST_DONE	Whole bist finish	0

BIST_1 (offset: 0x05C4 default: 0x0000_0000)

Bits	Type	Name	Description	Init Value
31:19	R		Reserved	0
18	R	USB_BIST_SPEED_R	USB BIST select high speed mode	0
			0: full speed 1: high speed	
17	R	BIST_USB_PHY_FINISH	USB PHY bist finish	0
16	R	BIST_USB_PHY_FAIL	USB_PHY bist finish	0
15:8	R	BB_PMDO1	BBP PMDO1	0
7:0	R	BB_PMDO	BBP PMDO0	0

INTERNAL_1 (offset: 0x05C8 default: 0x0000_0000)

Bits	Type	Name	Description	Init Value
31:12	R/W	INTERNAL_1A	Reserved for future usage	0
11	R/W	PCIE_PHY_TX_ATTEN_EN	1: TX attenuation enable 0: TX attenuation disable	0
10:8	R/W	PCIE_PHY_TX_ATTEN_VALUE	When TX attenuation enable, the applied value is from	0
			this; otherwise, the applied value will be 000.	
7:1	R/W	INTERNAL_1B	Reserved for future usage	0
0	R/W	RF_ISO_ENABLE	Enable RF output isolation when RF power down	0

INTERNAL_2 (offset: 0x05CC default: 0x0000_0000)

Bits	Type	Name	Description	Init Value

DSRT5370_V1.0_083010 - 21 -



Revision August 30, 2010

31:16	R/W	INTERNAL_2A	Reserved for future usage	0
15	R/W	PCIe_BIST_MASK	When set, disable PCIe_BIST in MAC_BIST	0
14	R/W	USB_BIST_MASK	When set, disable USB_BIST in MAC_BIST	0
13	R/W	PBF_BIST_MASK	When set, disable PBF_BIST in MAC_BIST	0
12	R/W	CPU_BIST_MASK	When set, disable CPU_BIST in MAC_BIST	0
11:10	R/W	INTERNAL_2A	Reserved for future usage	0
9	R/W	RF_BIST_MODE_EN	Read: Indicate RF_BIST_MODE now. Write 0 with	0
			RF_BIST_MODE_SET set to 1 to leave RF_BIST_MODE	
8	R/W	RF_BIST_MODE_SET	When set and RF_BIST_MODE_EN = 0, leave	0
			RF_BIST_MODE	
7:1	R/W	INTERNAL_2B	Reserved for future usage	0
0	R/W	RF_PA_MODE	RF_PA_MODE value in test mode	0

BBP_CFG (offset: 0x05D0 default: 0x0000_0000)

Bits	Туре	Name	Description	Init Value
31:25	R		Reserved	0
24	R/W	BBP_RSSI_RST	RSSI_RST value in test mode	0
23	R/W	BBP_RSSI_ON	RSSI_ON value in test mode	0
22	R/W	BBP_TSSI_ON	TSSI_ON value in test mode	0
21	R/W	BBP_ADC6_STB	ADC6_STB value in test mode	0
20	R/W	BBP_PLL_PD	PLL_PD value in test mode	0
19	R/W	BBP_IDDQ_PD	IDDQ_PD value in test mode	0
18	R/W	BBP_TEST_ADCDAC	TEST_ADCDAC value in test mode	0
17	R/W	BBP_ADC6_ON	ADC6_ON value in test mode	0
16	R/W	BBP_PLLBYPASS	PLLBYPASS value in test mode	0
15:10	R		Reserved	0
9:0	R/W	BBP_PMDI	BBP_PMDI value in test mode	0

LDO_CFG0 (offset: 0x05D4 default: 0x0504_0F14)

Bits	Type	Name	Description	Init Value
31	R/W	LDO25_LARGEA	LDO25_LARGEA value in test mode	0
30:29	R/W	LDO25_LEVEL	LDO25_LEVEL value in test mode	0
28:26	R/W	LDO_CORE_VLEVEL	LDO_CORE_VLEVEL value in test mode	1
25:24	R/W	BGSEL	BGSEL value in test mode	1
23:16	R/W	DELAY1	Latency from usb suspend to pll_pd=1 (in 0.4us)	4
15:8	R/W	DELAY2	Latency from usb suspend to Ido_pd=0 (in 0.4us)	15
7:0	R/W	DELAY3	Latency from usb suspend to Ido_core_pd=1 (in 0.4us)	20

LDO_CFG1 (offset: 0x05D8 default: 0x0032_1037)

Bits	Туре	Name	Description	Init Value
31:30	R		RESERVED	0
29	R/W	LDO_CORE_0_BYPASS	1: LDO bypass voltage	0
28	R/W	SW_LDO_CORE_VLEVEL	0: choose the old one 1: use the new 4bit definition	0
27:16	R/W	DELAY4	Latency from usb resume to Ido_pd=1 (in 0.4us)	50
15:12	R/W	NEW_LDO_CORE_VLEVEL	4 bit ldo_core_vlevel	1
11:0	R/W	DELAY5	Latency from usb resume to pll_pd=0 (in 0.4us)	55

GPIO_SWITCH (offset: 0x05DC default: 0x0000_0BFF)

Bits	Type	Name	Description	Init Value
31:14	R		RESERVED	0
11:0	R/W	GPIO_SWTCH	When turn on these bit, it will enable GPIO function.	12hbff

BBP_UTIF_CTRL (offset: 0x05E0 default: 0x0000_0000)

DSRT5370_V1.0_083010





Revision August 30, 2010

Bits	Туре	Name	Description	Init Value
31	R/W	BBP_UTIF_EN	UTIF enable	0
30:24	R/W	BBP_UTIF_SEL	UTIF test item selection:	0x0
			0: BBP memory BIST	
			1: ADC0 test	
			2: ADC1 test	
			3: ADC2 test	
			4: BBP TX0	
			5: Optional BBP memory BIST	
			6: ADCDAC standby & iddq_pd	
			8: CCK state	
			9: TSSI ADC test	
			10: BBP TX1	
			11: RX function test	
			14: PLL output test	
			15: BBP Debug	
23:0	R/W	BBP_UTIF_IN	UTIF test input data	0

BBP_UTIF_DATA (offset: 0x05E4 default: 0x0000_0000)

Bits	Type	Name	Description	Init Value
31:25	R		RESERVED	0
24	R	BBP_UTIF_WIDTH	Output data bus width (default is narrow bus)	0x0
23:0	R	BBP_UTIF_OUT	Output data	0

DEBUG_INDEX (offset: 0x05E8 default: 0x0000_0000)

Bits	Туре	Name	Description	Init Value
31:8	R		RESERVED	0
7:0	R/W	TESTCSR_DBG_IDX	Test CSR debug index	0

LDO_POWER_DOWN_IN_TESTMODE (offset: 0x05EC default: 0x0000_0002)

Bits	Type	Name	Description	Init Value
31:2	R		RESERVED	0
1	R/W	LDO0_PWDN	LDO0 power down in testmode	1
0	R/W	LDO_CORE_PWDN	LDO core power down in testmode	0

DSRT5370_V1.0_083010 -23 Form No. : QS-073-F02 Rev. : 1 Kept by : DCC Ret. Time : 5 Years





Revision August 30, 2010

3.4 MAC registers

3.4.1 MAC System configuration registers (offset:0x1000)

ASIC_VER_ID (offset:0x1000, default:0x5390_0500)

Bits	Туре	Name	Description	Initial value
31:16	R	VER_ID	ASIC version ID	16'h5390
15:0	R	REV_ID	ASIC reversion ID	16'h0500

MAC_SYS_CTRL (offset:0x1004, default:0x0000_7003)

Туре	Name	Description	Initial value
R		Reserved	0
R/W	WLAN_SIFS_ACT	Assert MAC_WLAN_ACT in SIFS period	1
		1: enable, 0: disable	
R/W	WLAN_RX_ACT	Assert MAC_WLAN_ACT in RX period	1
		1: enable, 0: disable	
R/W	WLAN_TX_ACT	Assert MAC_WLAN_ACT in TX period	1
		1:enable, 0: disable	
R/W		Reserved	0
R/W	BT_AUX_OEN	BT_AUX pin output enable	0
		0: disable, 1: enable	
R/W	BT_MUTE_TX_EN	WLAN TX activity muting by Bluetooth activity (Muting	0
		PAPE, TXDAC, TRSW)	
		0: disable, 1:enable	
R/W	BT_FORCE_RX_ANT_EN	Force WLAN Antenna to RX state as Bluetooth activity is	0
		granted.	
		0: disable, 1:enable	
R/W	RX_TS_EN	Write 32-bit hardware RX timestamp instead of (RXWI-	0
		>RSSI), and write (RXWI->RSSI) instead of (RXWI->SNR).	
		Note: For QA RX sniffer mode only.	
		1: enable 0: disable	
R/W	WLAN_HALT_EN	Enable external WLAN halt control signal	0
		1: enable 0: disable	
R/W	PBF_LOOP_EN	Packet buffer loop back enable (TX->RX)	0
		1: enable 0: disable	
R/W	CONT_TX_TEST	Continuous TX production test; override MAC_RX_EN,	0
		MAC_TX_EN	
		1: enable 0: disable	
R/W	MAC_RX_EN	MAC RX enable	0
		1: enable 0: disable	
R/W	MAC_TX_EN	MAC TX enable	0
		1: enable 0: disable	
R/W	BBP_HRST	BBP hard-reset	1
		1: BBP in reset state 0: BBP in normal state	
		Note: Whole BBP including BBP registers will be reset.	
R/W	MAC_SRST	MAC soft-reset	1
	_	1: MAC in reset state 0: MAC in normal state	
		Note: MAC registers and tables will NOT be reset.	
	R R/W R/W R/W R/W R/W R/W R/W R/W R/W R/	R R/W WLAN_SIFS_ACT R/W WLAN_RX_ACT R/W WLAN_TX_ACT R/W BT_AUX_OEN R/W BT_MUTE_TX_EN R/W BT_FORCE_RX_ANT_EN R/W RX_TS_EN R/W PBF_LOOP_EN R/W CONT_TX_TEST R/W MAC_RX_EN R/W BBP_HRST	R/W WLAN_SIFS_ACT Assert MAC_WLAN_ACT in SIFS period 1: enable, 0: disable R/W WLAN_RX_ACT Assert MAC_WLAN_ACT in RX period 1: enable, 0: disable R/W WLAN_TX_ACT Assert MAC_WLAN_ACT in TX period 1: enable, 0: disable R/W WLAN_TX_ACT Assert MAC_WLAN_ACT in TX period 1: enable, 0: disable R/W BT_AUX_OEN BT_AUX pin output enable 0: disable, 1: enable R/W BT_MUTE_TX_EN WLAN TX activity muting by Bluetooth activity (Muting PAPE, TXDAC, TRSW) 0: disable, 1: enable R/W BT_FORCE_RX_ANT_EN Force WLAN Antenna to RX state as Bluetooth activity is granted. 0: disable, 1: enable R/W RX_TS_EN Write 32-bit hardware RX timestamp instead of (RXWI->RSSI), and write (RXWI->RSSI) instead of (RXWI->RSSI), and writ

Note: MAC hard-reset is outside the scope of MAC registers.

DSRT5370_V1.0_083010 -24 - Form No. : QS-073-F02 Rev. : 1 Kept by : DCC Ret. Time : 5 Years





Revision August 30, 2010

MAC_ADDR_DW0 (offset:0x1008, default:0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:24	R/W	MAC_ADDR_3	MAC address byte3	0
23:16	R/W	MAC_ADDR_2	MAC address byte2	0
15:8	R/W	MAC_ADDR_1	MAC address byte1	0
7:0	R/W	MAC_ADDR_0	MAC address byte0	0

MAC_ADDR_DW1 (offset:0x100C, default:0x0000_0000)

Bits	Type	Name	Description	Initial value
31:16	R		Reserved	0
15:8	R/W	MAC_ADDR_5	MAC address byte5	0
7:0	R/W	MAC_ADDR_4	MAC address byte4	0

Note: Byte0 is the first byte on network. Its LSB bit is the first bit on network. For a MAC address captured on the network with order 00:01:02:03:04:05, byte0=00, byte1=01 etc.

MAC_BSSID_DW0 (offset:0x1010, default:0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:24	R/W	BSSID_3	BSSID byte3	0
23:16	R/W	BSSID_2	BSSID byte2	0
15:8	R/W	BSSID_1	BSSID byte1	0
7:0	R/W	BSSID_0	BSSID byte0	0

MAC_BSSID_DW1 (offset: 0x1014, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:24	R		Reserved	0
23	R/W	MULTI_BCN_NUM_BIT 3	Multiple BSSID Beacon number (extension bit3) Use together with MULTI_BCN_MUM: (MULTI_BCN_NUM_BIT3 * 8) + MULTI_BCN_MUM = 0: one back-off beacon 1-15: SIFS-burst beacon count	0
22	R/W	MULTI_BSSID_MODE_ BIT4	Multiple BSSID mode (extension bit4) Use together with MULTI_BSSID_MODE: (MULTI_BSSID_MODE_BIT4 * 4) + MULTI_BSSID_MODE = 0: 1-BSSID mode 1: 2-BSSID mode 2: 4-BSSID mode 3: 8-BSSID mode 4: 16-BSSID mode	0
21	R/W	NEW_MULTI_BSSID_ MODE	 New multiple BSSID mode 0: use MAC address Byte5 to distinguish different BSSID 1: use MAC address Byte0 to distinguish different BSSID, New BSSID numbering rule: a. Bit0 of MAC address Byte0 is broadcast/multicast bit. b. Bit1 of MAC address Byte0 is local administration bit and should be set to 1 in extended multiple BSSIDs'. c. Bit4:Bit3 of MAC address Byte0 is extended multiple BSSID index. 	0

DSRT5370_V1.0_083010 - 25 -





Revision August 30, 2010

			For example: in 4-BSSID mode and MAC address is 00:0c:43:28:60:01, by new rule, the extended 3-BSSID is 02:0c:43:28:60:01 and 06:0c:43:28:60:01 and 0a:0c:43:28:60:01.	
20:18	R/W	MULTI_BCN_NUM	Multiple BSSID Beacon number 0: one back-off beacon 1-7: SIFS-burst beacon count	0
17:16	R/W	MULTI_BSSID_MODE	Multiple BSSID mode In multiple-BSSID AP mode, BSSID shall be the same as MAC_ADDR, that is, this device owns multiple MAC_ADDR in this mode. The multiple MAC_ADDR/BSSID are distinguished by [bit2: bit0] of byte5. 0: 1-BSSID mode (BSS index = 0) 1: 2-BSSID mode (byte5.bit0 as BSS index) 2: 4-BSSID mode (byte5.bit1:0 as BSS index) 3: 8-BSSID mode (byte5.bit2:0 as BSS index)	0
15:8	R/W	BSSID_5	BSSID byte5	0
7:0	R/W	BSSID_4	BSSID byte4	0

Note: RXINFO bit17 is extension BSS_INDEX bit 3, it is used together with RXWI BSS_INDEX bit2:bit0 to represent 16 multiple BSS.

MAX_LEN_CFG (offset: 0x1018, default: 0x000A_0FFF)

Bits	Туре	Name	Description	Initial value
31:20	R		Reserved	0
19:16	R/W	MIN_MPDU_LEN	Minimum MPDU length (unit: bytes)	10
			MAC will drop the MPDU if the length is less than this	
			limitation. Applied only in MAC RX.	
15:14	R		Reserved	0
13:12	R/W	MAX_PSDU_LEN	Maximum PSDU length (power factor)	0
			0: 2^13 = 8K bytes	
			1: 2^14 = 16K bytes	
			2: 2^15 = 32K bytes	
			3: 2^16 = 64K bytes	
			MAC will NOT generate A-MPDU with length greater than	
			this limitation. Applied only in MAC TX.	
11:0	R/W	MAX_MPDU_LEN	Maximum MPDU length (unit: bytes)	4095
			MAC will drop the MPDU if the length is greater than this	
			limitation. Applied only in MAC RX.	

BBP_CSR_CFG (offset: 0x101C, default: 0x0008_0000)

Bits	Type	Name	Description	Initial value
31:20	R		Reserved	0
19	R/W	BBP_RW_MODE	BBP Register R/W mode 1: parallel mode 0: serial mode	1
18	R/W	BBP_PAR_DUR	BBP Register parallel R/W pulse width 0: pulse width = 62.5ns	0

DSRT5370_V1.0_083010 - 26





Revision August 30, 2010

			1: pulse width = 112.5ns		
			Note: Please set BBP_PAR_DUF	R=1 in 802.11J mode	
17	R/W	BBP_CSR_KICK	Write - kick BBP register read/v	write	0
			0: do nothing 1: kick read/write	e process	
			Read - Polling BBP register read	d/write progress	
			0: idle	1: busy	
16	R/W	BBP_CSR_RW	0: Write	1: Read	0
15:8	R/W	BBP_ADDR	BBP register ID		0
			0 for R0, 1 for R1, and so on.		
7:0	R/W	BBP_DATA	Write - Data written to BBP		0
			Read - Data read from BBP		

RF_CSR_CFG0 (offset: 0x1020, default: 0x1600_0000)

Bits	Type	Name	Description	Initial value
31	R/W	RF_REG_CTRL	RF_REG_CTRL Write: 1 - RF_REG0/1/2 to RF chip	
			Read: 0 – idle, 1 - busy	
30	R/W	RF_LE_SEL	RF_LE selection	0
			0:RF_LEO activate	
			1:RF_LE1 activate	
29	R/W	RF_LE_STBY	RF_LE standby mode	0
			0: RF_LE is high when standby	
			1: RF_LE is low when standby	
28:24	R/W	RF_REG_WIDTH	RF register bit width	22
23:0	R/W	RF_REG_0	RF register0 ID and content	0

RF_CSR_CFG1 (offset: 0x1024, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:25	R		Reserved	0
24	R/W	RF_DUR	Gap between BB_CONTROL_RF and RF_LE	0
			0: 3 system clock cycle (37.5usec)	
			1: 5 system clock cycle (62.5usec)	
23:0	R/W	RF_REG_1	RF register1 ID and content	0

RF_CSR_CFG2 (offset: 0x1028, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:24	R		Reserved	0
23:0	R/W	RF REG 2	RF register2 ID and content	0

Note: Software should make sure the first bit (MSB in the specified bit number) written to RF is 0 for RF chip mode selection.

LED_CFG (offset: 0x102C, default: 0x0003_1E46)

Bits	Туре	Name	Description		Initial value
31	R		Reserved		0
30	R/W	LED_POL	LED polarity		0
			0: active low	1: active high	
29:28	R/W	Y_LED_MODE	Yellow LED mode		0
			0: off		
			1: blinking upon TX		
			2: periodic slow blinking		
			3: always on		
27:26	R		Reserved		0
25:24	R/W	R_LED_MODE	Red LED mode		0

DSRT5370_V1.0_083010 -- 27





Revision August 30, 2010

			0: off	
			1: blinking upon TX	
			2: periodic slow blinking	
			3: always on	
23:22	R		Reserved	0
21:16	R/W	SLOW_BLK_TIME	Slow blinking period (unit: 1sec)	3
15:8	R/W	LED_OFF_TIME	TX blinking off period (unit: 1ms)	30
7:0	R/W	LED_ON_TIME	TX blinking on period (unit: 1ms)	70

AMPDU_MAX_LEN_20M1S (offset: 0x1030, default: 0x7777_7777)

Bits	Туре	Name	Description	Initial value
31:28	R/W	AMPDU_MAX_BW20_MCS7	Maximum AMPDU for BW20 MCS7*	7
27:24	R/W	AMPDU_MAX_BW20_MCS6	Maximum AMPDU for BW20 MCS6*	7
23:20	R/W	AMPDU_MAX_BW20_MCS5	Maximum AMPDU for BW20 MCS5*	7
19:16	R/W	AMPDU_MAX_BW20_MCS4	Maximum AMPDU for BW20 MCS4*	7
15:12	R/W	AMPDU_MAX_BW20_MCS3	Maximum AMPDU for BW20 MCS3*	7
11:08	R/W	AMPDU_MAX_BW20_MCS2	Maximum AMPDU for BW20 MCS2*	7
07:04	R/W	AMPDU_MAX_BW20_MCS1	Maximum AMPDU for BW20 MCS1*	7
03:00	R/W	AMPDU_MAX_BW20_MCS0	Maximum AMPDU for BW20 MCS0*	7

Note1*: **0-2:** 2K bytes, **3:** 4K bytes, **4:** 8K, **5:** 16K, **6:** 32K, **7:** 64K

Note2: The value applied together with 0x1018 MAX_PSDU_LEN.

AMPDU_MAX_LEN_20M2S (offset: 0x1034, default: 0x7777_7777)

Bits	Туре	Name	Description	Initial value
31:28	R		Reserved	7777777

AMPDU_MAX_LEN_40M1S (offset: 0x1038, default: 0x7777_7777)

Bits	Туре	Name	Description	Initial value
31:28	R/W	AMPDU_MAX_BW40_MCS7	Maximum AMPDU for BW40 MCS7*	7
27:24	R/W	AMPDU_MAX_BW40_MCS6	Maximum AMPDU for BW40 MCS6*	7
23:20	R/W	AMPDU_MAX_BW40_MCS5	Maximum AMPDU for BW40 MCS5*	7
19:16	R/W	AMPDU_MAX_BW40_MCS4	Maximum AMPDU for BW40 MCS4*	7
15:12	R/W	AMPDU_MAX_BW40_MCS3	Maximum AMPDU for BW40 MCS3*	7
11:08	R/W	AMPDU_MAX_BW40_MCS2	Maximum AMPDU for BW40 MCS2*	7
07:04	R/W	AMPDU_MAX_BW40_MCS1	Maximum AMPDU for BW40 MCS1*	7
03:00	R/W	AMPDU_MAX_BW40_MCS0	Maximum AMPDU for BW40 MCS0*	7

Note1*: **0-2**: 2K bytes, **3**: 4K bytes, **4**: 8K, **5**: 16K, **6**: 32K, **7**: 64K

Note2: The value applied together with 0x1018 MAX_PSDU_LEN.

AMPDU_MAX_LEN_40M2S (offset: 0x103C, default: 0x7777_7777)

Bits	Type	Name	Description	Initial value
31:0	R		Reserved	7777777

FORCE_BA_WINSIZE (offset: 0x1040, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:07	R		Reserved	0
06	R/W	FORCE_BA_WINSIZE_EN	Enable forced BA window size over BA window size value in TXWI 0: disable, 1: enable	0
05:00	R/W	FORCE_BA_WINSIZE	Forced BA window size	0

DSRT5370_V1.0_083010 -28 -





Revision August 30, 2010

TX WCID DROP MASKO (offset: 0x106C, default: 0x0000 0000)

Bits	Туре	Name	Description	Initial value
31:0	R/W	TX_WCID_DROP_MASK0-31	Directly drop TX frame of specific WCID	0
			Bit0=WCID0, bit1=WCID1, bit31=WCID31	
			0: disable, 1:enable	

TX WCID DROP MASKO (offset: 0x1070, default: 0x0000 0000)

Bits	Туре	Name	Description	Initial value
31:0	R/W	TX_WCID_DROP_MASK32-63	Directly drop TX frame of specific WCID	0
			Bit0=WCID32, bit1=WCID33,	
			bit31=WCID63	
			0: disable, 1:enable	

TX WCID DROP MASKO (offset: 0x1074, default: 0x0000 0000)

Bits	Туре	Name	Description	Initial value
31:0	R/W	TX_WCID_DROP_MASK64-95	Directly drop TX frame of specific WCID	0
			Bit0=WCID64, bit1=WCID65,	
			bit31=WCID95	
			0: disable, 1:enable	

TX_WCID_DROP_MASK0 (offset: 0x1078, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:0	R/W	TX_WCID_DROP_MASK96-127	Directly drop TX frame of specific WCID	0
			Bit0=WCID96, bit1=WCID97,	
			bit31=WCID127	
			0: disable, 1:enable	

TX_WCID_DROP_MASK0 (offset: 0x107C, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:0	R/W	TX_WCID_DROP_MASK128-159	Directly drop TX frame of specific WCID	0
			Bit0=WCID128, bit1=WCID129,	
			bit31=WCID159	
			0: disable, 1:enable	

TX_WCID_DROP_MASK0 (offset: 0x1080, default: 0x0000_0000)

Bits	Type	Name	Description	Initial value
31:0	R/W	TX_WCID_DROP_MASK160-191	Directly drop TX frame of specific WCID	0
			Bit0=WCID160, bit1=WCID161,	
			bit31=WCID191	
			0: disable, 1:enable	

TX_WCID_DROP_MASK0 (offset: 0x1084, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:0	R/W	TX_WCID_DROP_MASK192-223	Directly drop TX frame of specific WCID	0
			Bit0=WCID192, bit1=WCID193,	
			bit31=WCID223	
			0: disable, 1:enable	

TX_WCID_DROP_MASK0 (offset: 0x1088, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:0	R/W	TX_WCID_DROP_MASK224-255	Directly drop TX frame of specific WCID Bit0=WCID224, bit1=WCID225, bit31=WCID255 0: disable, 1:enable	0

DSRT5370_V1.0_083010 -29 Form No.: QS-073-F02 Rev.: 1 Kept by: DCC Ret. Time: 5 Years





Revision August 30, 2010

TX_BCN_BYPASS_MASK (offset: 0x108C, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	R/W		Reserved	0
15:0	R/W	TX_BCN_DROP_MASK0-15	Directly bypass TX Beacon frame of specific	0
			Beacon	
			Bit0=Nth Beacon, bit1=(N-1)th Beacon, etc.	
			N is the number of beacons defined in	
			0x1014 ->MULTI_BCN_NUM	
			0: disable, 1:enable	

AP_CLIENT_BSSIDO_L (offset: 0x1090, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:24	R/W	APC_BSSID0_3	AP client BSSID0 byte3	0
23:16	R/W	APC_BSSID0_2	AP client BSSID0 byte2	0
15:8	R/W	APC_BSSID0_1	AP client BSSID0 byte1	0
7:0	R/W	APC_BSSIDO_0	AP client BSSID0 byte0	0

AP_CLIENT_BSSIDO_H (offset: 0x1094, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:17	R		Reserved	0
16	R/W	APC_BSSID_EN	Enable AP client mode (occupy BSSIDX8-16 of multiple BSSID mode) 0: disable, 1:enable	0
15:8	R/W	APC_BSSID0_5	AP client BSSID0 byte5	0
7:0	R/W	APC_BSSID0_4	AP client BSSID0 byte4	0

AP_CLIENT_BSSID1_L (offset: 0x1098, default: 0x0000_0000)

Bits	Type	Name	Description	Initial value
31:24	R/W	APC_BSSID1_3	AP client BSSID1 byte3	0
23:16	R/W	APC_BSSID1_2	AP client BSSID1 byte2	0
15:8	R/W	APC_BSSID1_1	AP client BSSID1 byte1	0
7:0	R/W	APC BSSID1 0	AP client BSSID1 byte0	0

AP_CLIENT_BSSID1_H (offset: 0x109C, default: 0x0000_0000)

Bits	Type	Name	Description	Initial value
31:16	R		Reserved	0
15:8	R/W	APC_BSSID1_5	AP client BSSID1 byte5	0
7:0	R/W	APC_BSSID1_4	AP client BSSID1 byte4	0

AP_CLIENT_BSSID2_L (offset: 0x10A0, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:24	R/W	APC_BSSID2_3	AP client BSSID2 byte3	0
23:16	R/W	APC_BSSID2_2	AP client BSSID2 byte2	0
15:8	R/W	APC_BSSID2_1	AP client BSSID2 byte1	0
7:0	R/W	APC_BSSID2_0	AP client BSSID2 byte0	0

AP_CLIENT_BSSID2_H (offset: 0x10A4, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	R		Reserved	0
15:8	R/W	APC_BSSID2_5	AP client BSSID2 byte5	0
7:0	R/W	APC_BSSID2_4	AP client BSSID2 byte4	0

AP_CLIENT_BSSID3_L (offset: 0x10A8, default: 0x0000_0000)

Bits	Type	Name	Description	Initial value
------	------	------	-------------	---------------

DSRT5370_V1.0_083010 - 30 -Ret. Time: 5 Years Kept by: DCC Rev. : 1





Revision August :	30,	2010	j
-------------------	-----	------	---

31:24	R/W	APC_BSSID3_3	AP client BSSID3 byte3	0
23:16	R/W	APC_BSSID3_2	AP client BSSID3 byte2	0
15:8	R/W	APC_BSSID3_1	AP client BSSID3 byte1	0
7:0	R/W	APC_BSSID3_0	AP client BSSID3 byte0	0

AP_CLIENT_BSSID3_H (offset: 0x10AC, default: 0x0000_0000)

Bits	Type	Name	Description	Initial value
31:16	R		Reserved	0
15:8	R/W	APC_BSSID3_5	AP client BSSID3 byte5	0
7:0	R/W	APC_BSSID3_4	AP client BSSID3 byte4	0

AP_CLIENT_BSSID4_L (offset: 0x10B0, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:24	R/W	APC_BSSID4_3	AP client BSSID4 byte3	0
23:16	R/W	APC_BSSID4_2	AP client BSSID4 byte2	0
15:8	R/W	APC_BSSID4_1	AP client BSSID4 byte1	0
7:0	R/W	APC_BSSID4_0	AP client BSSID4 byte0	0

AP_CLIENT_BSSID4_H (offset: 0x10B4, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	R		Reserved	0
15:8	R/W	APC_BSSID4_5	AP client BSSID4 byte5	0
7:0	R/W	APC_BSSID4_4	AP client BSSID4 byte4	0

AP_CLIENT_BSSID5_L (offset: 0x10B8, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:24	R/W	APC_BSSID5_3	AP client BSSID5 byte3	0
23:16	R/W	APC_BSSID5_2	AP client BSSID5 byte2	0
15:8	R/W	APC_BSSID5_1	AP client BSSID5 byte1	0
7:0	R/W	APC_BSSID5_0	AP client BSSID5 byte0	0

AP CLIENT BSSID5 H (offset: 0x10BC, default: 0x0000 0000)

Bits	Туре	Name	Description	Initial value
31:16	R		Reserved	0
15:8	R/W	APC_BSSID5_5	AP client BSSID5 byte5	0
7:0	R/W	APC_BSSID5_4	AP client BSSID5 byte4	0

AP_CLIENT_BSSID6_L (offset: 0x10C0, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:24	R/W	APC_BSSID6_3	AP client BSSID6 byte3	0
23:16	R/W	APC_BSSID6_2	AP client BSSID6 byte2	0
15:8	R/W	APC_BSSID6_1	AP client BSSID6 byte1	0
7:0	R/W	APC_BSSID6_0	AP client BSSID6 byte0	0

AP CLIENT BSSID6 H (offset: 0x10C4, default: 0x0000 0000)

Bits	Type	Name	Description	Initial value
31:16	R		Reserved	0
15:8	R/W	APC_BSSID6_5	AP client BSSID6 byte5	0
7:0	R/W	APC_BSSID6_4	AP client BSSID6 byte4	0

AP_CLIENT_BSSID7_L (offset: 0x10C8, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:24	R/W	APC_BSSID7_3	AP client BSSID7 byte3	0
23:16	R/W	APC_BSSID7_2	AP client BSSID7 byte2	0

DSRT5370_V1.0_083010 -31 -





Revision August 30, 2010

15:8	R/W	APC_BSSID7_1	AP client BSSID7 byte1	0	
7:0	R/W	APC_BSSID7_0	AP client BSSID7 byte0	0	

AP_CLIENT_BSSID7_H (offset: 0x10CC, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	R		Reserved	0
15:8	R/W	APC_BSSID7_5	AP client BSSID7 byte5	0
7:0	R/W	APC_BSSID7_4	AP client BSSID7 byte4	0

BT_WINDOW_CFG (offset: 0x10D0, default: 0x04E2_00FA)

Bits	Туре	Name	Description	Initial value
31:27	R		Reserved	0
26:16	R/W	BT_WIN_SIZE	Bluetooth slot window size for Bluetooth slot phase tracking	1250
			(unit: usec)	
15:11	R		Reserved	0
10:0	R/W	PRE_BT_WIN_SIZE	Pre-Bluetooth slot window size (unit: usec)	250
			Pre-Bluetooth slot window will block WLAN TX	

BT_COEX_CFG (offset: 0x10D4, default: 0x0010_D3FF)

Bits	Type	Name	Description	Initial value
31:22	R		Reserved	0
21:16	R/W	BT_RPI_WIN_SIZE	Bluetooth priority indication window in 3-wire/4-wire mode	16
			(unit: usec)	
15:8	R/W	WLAN_BT_DIS	WLAN high priority event (higher priority than Bluetooth)	0xD3
			Bit8: non-Beacon TX event	
			Bit9: Beacon TX event	
			Bit10: RX event	
			Bit11: ACK RX event	
			Bit12: ACK TX event	
			Bit13: CTS TX event	
			Bit14: implicit BA TX event	
			Bit15: explicit BA TX event	
7:0	R/W	WLAN_BT_EN	Truth table of Bluetooth halt WLAN activity condition	0xFF
			{BT_AUX_IN, BT_HIGH_PRIORITY, BT_TX_STATE}	

3.4.2 MAC Timing Control Registers (offset:0x1100)

XIFS_TIME_CFG (offset:0x1100, default:0x33A4_100A)

Bits	Туре	Name	Description	Initial value
31:30	R		Reserved	
29	R/W	BB_RXEND_EN	BB_RX_END signal enable Refer BB_RX_END signal from BBP RX logic to start SIFS defer. 0: disable 1: enable	1
28:20	R/W	EIFS_TIME	EIFS time (unit: 1us) EIFS is the defer time after reception of a CRC error packet. After deferring EIFS, the normal back-off process may proceed.	314
19:16	R/W	OFDM_XIFS_TIME	Delayed OFDM SIFS time compensator (unit: 1us) When BB_RX_END from BBP is a delayed version the SIFS deferred will be (OFDM_SIFS_TIME - OFDM_XIFS_TIME)	4
15:8	R/W	OFDM_SIFS_TIME	OFDM SIFS time (unit: 1us)	16

DSRT5370_V1.0_083010 - 32 -





Revision August 30, 2010

			Applied after OFDM TX/RX.	
7:0	R/W	CCK_SIFS_TIME	CCK SIFS time (unit: 1us)	10
			Applied after CCK TX/RX.	

Note1: EIFS = SIFS + ACK @ 1Mbps + DIFS = 10us (SIFS) + 192us (long preamble) + 14*8us (ACK) + 50us (DIFS) = 364. However, MAC should start back-off procedure after (EIFS-DIFS).

Note2: EIFS is not applied if MAC is a TXOP initiator that owns the channel.

Note3: EIFS is not started if AMPDU is only partial corrupted.

Caution: It is recommended that both (CCK_SIFS_TIME) and (OFDM_SIFS_TIME) are no less than TX/RX transition time. If the SIFS value is not long enough, a SIFS burst transmission may be replaced with a PIFS burst one.

BKOFF_SLOT_CFG (offset:0x1104, default: 0x0000_0214)

Bits	Туре	Name	Description	Initial value
31:12	R/W		Reserved	
11:8	R/W	CC_DELAY_TIME	Channel clear delay (unit: 1-us) This value specifies TX guard time after channel is clear.	2
7:0	R/W	SLOT_TIME	Slot time (unit: 1-us) This value specifies the slot boundary after deferring SIFS time.	20
			Note: Default 20us is for 11b/g. 11a and 11g-short-slot-mode is 9us.	

NAV TIME CFG (offset:0x1108, default:0x0000 8000)

Bits	Туре	Name	Description	Initial value
31	WC	NAV_UPD	NAV timer manual update command	0
			0: Do nothing	
			1: Update NAV timer with NAV_UPD_VAL	
30:16	R/W	NAV_UPD_VAL	NAV timer manual update value (unit: 1us)	0
15	R/W	NAV_CLR_EN	NAV timer auto-clear enable	1
			When enabled, MAC will auto clear NAV timer after the	
			reception of CF-End frame from previous NAV holder	
			STA.	
			0: disable 1: enable	
14:0	R	NAV_TIMER	NAV timer (unit: 1us)	0
			The timer is set by other STA and will auto countdown to	
			zero. The STA who set the NAV timer is called the NAV	
			holder. When NAV timer is nonzero, MAC will not send	
			any packet.	

CH TIME CFG (offset:0x110C, default: 0x0000 001E)

Bits	Туре	Name	Description		Initial value
31:5	R		Reserved		0
4	R/W	EIFS_AS_CH_BUSY	Count EIFS as channel busy		1
			0: disable	1: enable	
3	R/W	NAV_AS_CH_BUSY	Count NAV as channel busy		1
			0: disable	1: enable	
2	R/W	RX_AS_CH_BUSY	Count RX busy as channel busy		1
			0: disable	1: enable	
1	R/W	TX_AS_CH_BUSY	Count TX busy as channel busy		1
			0: disable	1: enable	
0	R/W	CH_STA_TIMER_EN	Channel statistic timer enable		0

DSRT5370_V1.0_083010 - 33 -





Revision August 30, 2010

	0: disable 1: enable	

PBF_LIFE_TIMER (offset:0x1110, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:0	R	PBF_LIFE_TIMER	TX/RX MPDU timestamp timer (free run)	0
			Unit: 1us	

BCN_TIME_CFG (offset:0x1114, default: 0x00000640)

Bits	Туре	Name	Description	Initial value
31:24	R/W	TSF_INS_COMP	TSF insertion compensation value (unit: 1us)	0
			When inserting TSF, add this value with local TSF timer as	
			the TX timestamp.	
23:21	R		Reserved	0
20	R/W	BCN_TX_EN	BEACON frame TX enable	0
			When enabled, MAC sends BEACON frame at TBTT	
			interrupt.	
			0: disable 1: enable	
19	R/W	TBTT_TIMER_EN	TBTT timer enable	0
			When enabled, TBTT interrupt will be issued periodically	
			with period specified in (BCN_INTVAL).	
			0: disable 1: enable	
18:17	R/W	TSF_SYNC_MODE	Local 64-bit TSF timer synchronization mode	0
			00: disable	
			01: (STA infra-structure mode) Upon the reception of	
			BEACON frame from associated BSS, local TSF is always	
			updated with remote TSF.	
			10: (STA ad-hoc mode) Upon the reception of BEACON	
			frame from associated BSS, local TSF is updated with	
			remote TSF only if the remote TSF is greater than local TSF.	
			11: (AP mode) SYNC with nobody	
16	R/W	TSF_TIMER_EN	Local 64-bit TSF timer enable	0
			When enabled, TSF timer will re-start from zero.	
			0: disable 1: enable	
15:0	R/W	BCN_INTVAL	BEACON interval (unit: 64us)	1600
			This value specified the interval between	
			Maximum beacon interval is about 4sec.	

TBTT_SYNC_CFG (offset:0x1118, default: 0x0042_2010)

Bits	Туре	Name	Description	Initial value
31:24	R		Reserved	0
23:20	R/W	BCN_CWMIN	Beacon transmission CWMIN after TBTT interrupt (unit: slot)	4
19:16	R/W	BCN_AIFSN	Beacon transmission AIFSN after TBTT interrupt (unit: slot)	2
15:8	R/W	BCN_EXP_WIN	Beacon expecting window duration (unit: 64us) The window starts from TBTT interrupt. The phase of "TBTT interrupt train" will NOT be adjusted by the beacon arrived within the window.	32
7:0	R/W	TBTT_ADJUST	IBSS mode TBTT phase adaptive adjustment step (unit: 1us), default value is 16us. In IBSS mode (Ad hoc), if consecutive TX beacon failures	16

DSRT5370_V1.0_083010 - 34 -





Revision August 30, 2010

(or consecutive success) happened, TBTT timer will adjust	
it phase to meet the external Ad hoc TBTT time.	

TSF_TIMER_DW0 (offset:0x111C, default: 0x0000_0000)

Bits	Type	Name	Description	Initial value	
31:0	R	TSF_TIMER_DW0	Local TSF timer LSB 32 bits (unit: 1us)	0	

TSF_TIMER_DW1 (offset:0x1120, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:0	R	TSF_TIMER_DW1	Local TSF timer MSB 32 bits (unit: 1us)	0

TBTT_TIMER (offset:0x1124, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:17	R		Reserved	0
16:0	R	TBTT_TIMER	TBTT Timer (unit: 64us)	0
			The time remains till next TBTT.	
			When TBTT_TIMER_EN is enabled, the timer will down	
			count from BCN_INTVAL to zero.	
			When TDTT TIMED ENLIS disabled the times will stay in	
			When TBTT_TIMER_EN is disabled, the timer will stay in	
			zero.	

INT_TIMER_CFG (offset:0x1128, default: 0x0000_0320)

Bits	Туре	Name	Description	Initial value
31:16	R/W	GP_TIMER	Period of general purpose interrupt timer (Unit: 64us)	0
15:0	R/W	PRE_TBTT_TIMER	Pre-TBTT interrupt time (unit: 64us)	0
			The value specified the interrupt timing before TBTT	
			interrupt.	

INT_TIMER_EN (offset:0x112C, default: 0x0000_0000)

Bits	Туре	Name	Description		Initial value
31:2	R		Reserved		0
1	R/W	GP_TIMER_EN	Periodic general purpose interrupt	timer enable	0
			0: disable	1: enable	
0	R/W	PRE_TBTT_INT_EN	Pre-TBTT interrupt enable		0
			0: disable	1: enable	

CH IDLE STA (offset:0x1130, default: 0x0000 0000)

Bits	Type	Name	Description	Initial value
31:0	RC	CH IDLE TIME	Channel idle time (unit: 1us)	0

In application, the channel busy time can be derived by the equation:

CH_BUSY_TIME = host polling period - CH_IDLE_TIME

CH_BUSY_STA (offset:0x1134, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:0	RC	CH_BUSY_TIME	Channel busy time (unit: 1us)	0

EXT_CH_BUSY_STA (offset:0x1138, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:0	RC	EXT_CH_BUSY_TIME	Extension Channel busy time (unit: 1us)	0

BBP_IPI_TIMER (offset:0x113C, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:17	R		Reserved	0
16	R/W	BBP_IPI_KICK	Write 1: Kick-off the measurement of BBP IPI	0

DSRT5370_V1.0_083010 - 35 -





Revision August 30, 2010

			Read 1: BBP IPI enabled, 0: BBP IPI disabled	
15:0	R/W	BBP_IPI_TIMER	Measurement period of BBP IPI (unit: 1.024ms)	0

ED_CCA_TIMER (offset:0x1140, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:0	RC	ED_CCA_TIME	Energy detection CCA busy time (unit: 1us)	0

3.4.3 MAC Power save configuration registers (offset:0x1200)

MAC STATUS REG (offset:0x1200, default: 0x0000 0000)

Bits	Type	Name	Description		Initial value
Dits	Type	IVallic	Description		 iiiitiai valac
31:2	R		Reserved		0
1	R	RX_STATUS	RX status		0
			0: Idle	1: Busy	
0	R	TX_STATUS	TX status		0
			0: Idle	1: Busy	

PWR_PIN_CFG (offset:0x1204, default: 0x0000_000A)

Bits	Туре	Name	Description	Initial value
31:4	R		Reserved	0
3	R/W	IO_ADDA_PD	AD/DA power down	1
2	R/W	IO_PLL_PD	PLL power down	0
1	R/W	IO_RA_PE	RA_PE	1
0	R/W	IO_RF_PE	RF_PE	0

AUTO_WAKEUP_CFG (offset:0x1208, default: 0x0000_0014)

Bits	Туре	Name	Description	Initial value
31:16	R		Reserved	0
15	R/W	AUTO_WAKEUP_EN	Auto wakeup interrupt enable Auto wakeup interrupt will be issued after #(SLEEP_TBTT_NUM) TBTTs' at WAKEUP_LEAD_TIME before the target TBTT. 0: disable 1: enable	0
			Note: Please make sure TBTT_TIMER_EN is enabled.	
14:8	R/W	SLEEP_TBTT_NUM	Number of sleeping TBTT	0
7:0	R/W	WAKEUP_LEAD_TIME	Auto wakeup lead time (unit: 1TU=1024us)	20

AUX_CLK_EN (offset:0x120C, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:1	R		Reserved	0
0	R/W	AUX_CLK_EN	Enable slow clock for powersave period	0
			0: disable, 1:enable	

MIMO PWRSV CFG (offset:0x1210, default: 0x0000 0004)

Bits	Туре	Name	Description	Initial value			
31:5	R		Reserved	0			
4	R/W	MMPS_RF1_POL	MIMO power save RF1 standby signal polarity 0: high active, 1: low active	0			
3	R/W	MMPS_RF_EN	MIMO power save RF part enable 0: disable, 1: enable	0			
2:1	R/W	MMPS_BBP_RX_ANT	MIMO power save RX antenna default number 0: 1R 1: 2R 2: 3R 3: reserved	2			
0	R/W	MMPS_BBP_EN	MIMO power save BBP enable 0: disable, 1: enable	0			

DSRT5370_V1.0_083010 - 36 -



Revision August 30, 2010

3.4.4 MAC TX configuration registers (offset: 0x1300)

EDCA_ACO_CFG (BE) (offset: 0x1300, default: 0x0007_3200)

Bits	Туре	Name	Description	Initial value
31:20	R		Reserved	0
19:16	R/W	AC0_CWMAX	ACO CWMAX (unit: power of 2)	7
15:12	R/W	AC0_CWMIN	ACO CWMIN (unit: power of 2)	3
11:8	R/W	ACO_AIFSN	ACO AIFSN (unit: # of slot time)	2
7:0	R/W	AC0_TXOP	ACO TXOP limit (unit: 32us)	0

EDCA_AC1_CFG (BK) (offset: 0x1304, default: 0x0007_3200)

Bits	Туре	Name	Description	Initial value
31:20	R		Reserved	0
19:16	R/W	AC1_CWMAX	AC1 CWMAX (unit: power of 2)	7
15:12	R/W	AC1_CWMIN	AC1 CWMIN (unit: power of 2)	3
11:8	R/W	AC1_AIFSN	AC1 AIFSN (unit: # of slot time)	2
7:0	R/W	AC1_TXOP	AC1 TXOP limit (unit: 32us)	0

EDCA_AC2_CFG (VI) (offset: 0x1308, default: 0x0007_3200)

Bits	Type	Name	Description	Initial value
31:20	R		Reserved	0
19:16	R/W	AC2_CWMAX	AC2 CWMAX (unit: power of 2)	7
15:12	R/W	AC2_CWMIN	AC2 CWMIN (unit: power of 2)	3
11:8	R/W	AC2_AIFSN	AC2 AIFSN (unit: # of slot time)	2
7:0	R/W	AC2_TXOP	AC2 TXOP limit (unit: 32us)	0

EDCA_AC3_CFG (VO) (offset: 0x130C, default: 0x0007_3200)

Bits	Type	Name	Description	Initial value
31:20	R		Reserved	0
19:16	R/W	AC3_CWMAX	AC3 CWMAX (unit: power of 2)	7
15:12	R/W	AC3_CWMIN	AC3 CWMIN (unit: power of 2)	3
11:8	R/W	AC3_AIFSN	AC3 AIFSN (unit: # of slot time)	2
7:0	R/W	AC3_TXOP	AC3 TXOP limit (unit: 32us)	0

EDCA_TID_AC_MAP (offset: 0x1310, default: 0000_FA14)

Bits	Туре	Name	Description	Initial value
31:16	R		Reserved	0
15:14	R/W	TID7_AC_MAP	AC value as TID=7	3
13:12	R/W	TID6_AC_MAP	AC value as TID=6	3
11:10	R/W	TID5_AC_MAP	AC value as TID=5	2
9:8	R/W	TID4_AC_MAP	AC value as TID=4	2
7:6	R/W	TID3_AC_MAP	AC value as TID=3	0
5:4	R/W	TID2_AC_MAP	AC value as TID=2	1
3:2	R/W	TID1_AC_MAP	AC value as TID=1	1
1:0	R/W	TIDO_AC_MAP	AC value as TID=0	0

Note: default according 802.11e Table 20.23—User priority to Access Category mappings

TX_PWR_CFG_0 (offset: 0x1314, default: 0x6666_6666)

Bits	Туре	Name	Description	Initial value
31:24	R/W	TX_PWR_OFDM_12	TX power for OFDM 12M/18M	0x66
23:16	R/W	TX_PWR_OFDM_6	TX power for OFDM 6M/9M	0x66
15:8	R/W	TX_PWR_CCK_5	TX power for CCK5.5M/11M	0x66
7:0	R/W	TX_PWR_CCK_1	TX power for CCK1M/2M	0x66

DSRT5370_V1.0_083010 - 37 -





Revision August 30, 2010

TX I	PWR	CFG	1 (offset:	0x1318,	default:	0x6666	6666)
------	-----	-----	-----	---------	---------	----------	--------	-------

Bits	Туре	Name	Description	Initial value
31:24	R/W	TX_PWR_MCS_2	TX power for HT MCS=2,3	0x66
23:16	R/W	TX_PWR_MCS_0	TX power for HT MCS=0,1	0x66
15:8	R/W	TX_PWR_OFDM_48	TX power for OFDM 48M	0x66
7:0	R/W	TX_PWR_OFDM_24	TX power for OFDM 24M/36M	0x66

TX_PWR_CFG_2 (offset: 0x131C, default: 0x6666_6666)

Bits	Type	Name	Description	Initial value
31:16	R	Reserved		0x6666
15:8	R/W	TX_PWR_MCS_6	TX power for HT MCS=6	0x66
7:0	R/W	TX_PWR_MCS_4	TX power for HT MCS=4, 5	0x66

TX_PWR_CFG_3 (offset: 0x1320, default: 0x6666_6666)

Bits	Туре	Name	Description	Initial value
31:24	R/W	TX_PWR_STBC_2	TX power for STBC MCS=2, 3	0x66
23:16	R/W	TX_PWR_STBC_0	TX power for STBC MCS=0, 1	0x66
15:8		Reserved		0x66
7:0		Reserved		0x66

TX_PWR_CFG_4 (offset: 0x1324, default: 0x0000_6666)

Bits	Туре	Name	Description	Initial value
31:16	R	Reserved		0
15:8	R/W	TX_PWR_STBC_6	TX power for STBC MCS=6	0x66
7:0	R/W	TX_PWR_STBC_4	TX power for STBC MCS=4, 5	0x66

TX_PWR_CFG_7 (offset: 0x13D4, default: 0x0066_0066)

Bits	Туре	Name	Description	Initial value
31:24	R		Reserved	0
23:16	R/W	TX_PWR_MCS_7	TX power for HT MCS=7	0x66
15:8	R		Reserved	0
7:0	R/W	TX_PWR_OFDM_54	TX power for OFDM 54	0x66

TX_PWR_CFG_8 (offset: 0x13D8, default: 0x0000_0066)

Bits	Туре	Name	Description	Initial value
31:24	R		Reserved	0
23:16	R		Reserved	0
15:8	R		Reserved	0
7:0	R		Reserved	0x66

TX_PWR_CFG_9 (offset: 0x13DC, default: 0x0000_0066)

Bits	Type	Name	Description	Initial value
31:8	R		Reserved	0
7:0	R/W	TX_PWR_STBC_7	TX power for STBC MCS=7	0x66

TX PIN CFG (offset: 0x1328, default: 0x3305 0F0F)

Bits	Туре	Name	Description	Initial value
31:20	R	Reserved		330
19	R/W	TRSW_POL	TRSW_EN polarity	0
18	R/W	TRSW_EN	TRSW_EN enable	1
17	R/W	RFTR_POL	RF_TR polarity	0
16	R/W	RFTR_EN	RF_TR enable	1
15:14	R	Reserved		0
13	R/W	LNA_PE_G0_POL	LNA_PE_G0 polarity	0

DSRT5370_V1.0_083010 - 38 -



Revision August 30, 2010

12:10	R	Reserved		3
9	R/W	LNA_PE_G0_EN	LNA_PE_G0 enable	1
8:6	R	Reserved		4
5	R/W	PA_PE_G0_POL	PA_PE_G0 polarity	0
4:2	R	Reserved		3
1	R/W	PA_PE_G0_EN	PA_PE_G0 enable	1
0	R	Reserved		1

TX_BAND_CFG (offset: 0x132C, default: 0x0000_0004)

Bits	Type	Name	Description	Initia	al value
31:1	R	Reserved		2	
0	R/W	TX_BAND_SEL	0: use lower 40Mhz band in 20Mhz TX	0	
			1: use upper 40Mhz band in 20Mhz TX		

Note1: TX_BAND_SEL is effective only when TX/RX bandwidth control register R4 of BBP is set to 40Mhz.

TX_SW_CFG0 (offset: 0x1330, default: 0x0004_080C)

Bits	Туре	Name	Description	Initial value
31:24	R/W	DLY_RFTR_EN	Delay of RF_TR assertion	0x0
23:16	R/W	DLY_TRSW_EN	Delay of TR_SW assertion	0x4
15:8	R/W	DLY_PAPE_EN	Delay of PA_PE assertion	0x8
7:0	R/W	DLY_TXPE_EN	Delay of TX_PE assertion	0xC

Note1: The timing unit is 0.25us.

Note2: SIFS_TIME should compensate with DLY_TXPE_EN.

TX_SW_CFG1 (offset: 0x1334, default: 0x000C_0808)

Bits	Туре	Name	Description	Initial value
31:24	R		Reserved	0
23:16	R/W	DLY_RFTR_DIS	Delay of RF_TR de-assertion	0xC
15:8	R/W	DLY_TRSW_DIS	Delay of TR_SW de-assertion	0x8
7:0	R/W	DLY_PAPE_DIS	Delay of PA_PE de-assertion	0x8

Note1: The timing unit is 0.25us.

Note2: The delay is started from TX_END event of BBP.

Note3: TX_PE is de-asserted automatically as last data byte passed to BBP.

TX_SW_CFG2 (offset: 0x1338, default: 0x000C_0408)

Bits	Type	Name	Description	Initial value
31:24	R/W	DLY_LNA_EN	Delay of LNA* assertion	0x0
23:16	R/W	DLY_LNA_DIS	Delay of LNA* de-assertion	0xC
15:8	R/W	DLY_DAC_EN	Delay of DAC_PE assertion	0x4
7:0	R/W	DLY_DAC_DIS	Delay of DAC_PE de-assertion	0x8

Note1: The timing unit is 0.25us.

Note 2: LNA* includes LNA_G0.

TXOP_THRES_CFG (offset: 0x133C, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:24	R/W	TXOP_REM_THRES	Remaining TXOP threshold, unit: 32us	0
			As the remaining TXOP is less than the threshold, the TXOP	
			is passed silently.	
23:16	R/W	CF_END_THRES	CF-END threshold, unit: 32us	0

DSRT5370_V1.0_083010 - 39 -





Revision August 30, 2010

			As the remaining TXOP is greater than the threshold, the CF-END will be send to release the remaining TXOP reserved by long NAV.	
			Set 0xFF to disable CF_END transmission.	
15:8	R/W	RDG_IN_THRES	RX RDG threshold, unit: 32us As the remaining TXOP (specified in the duration field of the RX frame with RDG=1) is greater than or equal to the threshold, the granted reverse direction TXOP may be used.	0
7:0	R/W	RDG_OUT_THRES	TX RDG threshold, unit: 32us As the remaining TXOP is greater than or equal to the threshold, RDG in the TX frame may be set to one.	0

TXOP CTRL CFG (offset: 0x1340, default: 0x0000 243F)

Bits	Type	Name	Description	Initial value
31:21	R		Reserved	0
20	R/W	ED_CCA_EN	Energy detection CCA enable When ED_CCA_EN is enabled, the activity in overlapping neighbor channel will defer MAC transmission. 0: disable, 1: enable	0
19:16	R/W	EXT_CW_MIN	Cwmin for extension channel backoff When EXT_CCA_EN is enabled, 40Mhz transmission will be suppressed to 20Mhz if the extension CCA is busy or extension channel backoff is not finished. Default: Cwmin=0, disable.	0
15:8	R/W	EXT_CCA_DLY	Extension CCA signal delay time (unit: usec) Create delayed version of extension CCA signal reference time for extension channel IFS. Default: (ofdm SIFS) + (long slot time) = 16+20 = 36 (us)	36
7	R/W	EXT_CCA_EN	Extension CCA reference enable When transmit in 40Mhz mode, defer until extension CCA is also clear. 0: disable 1: enable	0
6	R/W	LSIG_TXOP_EN	L-SIG TXOP protection enable Extension of mix mode L-SIG protection range to following ACK/CTS.	0
5:0	R/W	TXOP_TRUN_EN	TXOP truncation enable Bit5: reserved Bit4: truncation for MIMO power save RTS/CTS Bit3: truncation for user TXOP mode Bit2: truncation for TX rate group change Bit1: truncation for AC change Bit0: TXOP timeout truncation 0: disable 1: enable	0x3F

TX_RTS_CFG (offset: 0x1344, default: 0x00FF_FF07)

Bits	Type	Name	Description	Initial value
31:24	R		Reserved	0
24	R/W	RTS_FBK_EN	RTS rate fallback enable	0
23:8	R/W	RTS_THRES	RTS threshold (unit: byte)	65535

DSRT5370_V1.0_083010 - 40 -Form No. : QS-073-F02 Rev.: 1 Kept by: DCC Ret. Time: 5 Years





Revision August 30, 2010

			MPDU or AMPDU with length greater than RTS threshold will be protected with RTS/CTS exchange at the beginning of the TXOP.	
7:0	R/W	RTS_RTY_LIMIT	Auto RTS retry limit	7

TX TIMEOUT CFG (offset: 0x1348, default: 0x010F 0A90)

Bits	Type	Name	Description	Initial value
31:25	R		Reserved	0
24	R/W	ACKTO_END_TXOP	Truncate TXOP once ACK is failed to return	1
			0: disable, 1: enable	
23:16	R/W	TXOP_TIMEOUT	TXOP timeout value for TXOP truncation (Unit: us)	15
			Note: It is recommended that (SLOT_TIME) >	
			(TXOP_TIMEOUT) > (RX_ACK_TIMEOUT)	
			Default: For 20us long slot time.	
15:8	R/W	RX_ACK_TIMEOUT	RX ACK/CTS timeout value for TX procedure (Unit: us)	10
			Note: It is recommended that (SLOT_TIME) >	
			(TXOP_TIMEOUT) > (RX_ACK_TIMEOUT)	
			Default: For 20us long slot time.	
7:4	R/W	MPDU_LIFE_TIME	TX MPDU expiration time	9
			Expiration time = 2^(9+MPDU_LIFE_TIME) us	
			Default value is 2^(9+9) ~= 256ms	
3:0	R/W		Reserved	0

TX_RTY_CFG (offset: 0x134C, default: 0x6BB8_0407)

Bits	Type	Name	Description	Initial value
31	R		Reserved	0
30	R/W	TX_AUTOFB_EN	TX retry PHY rate auto fallback enable	1
			0: disable 1: enable	
29	R/W	AGG_RTY_MODE	Aggregate MPDU retry mode	1
			0: expired by retry limit	
			1: expired by MPDU life timer	
28	R/W	NAG_RTY_MODE	Non-aggregate MPDU retry mode	0
			0: expired by retry limit	
			1: expired by MPDU life timer	
27:16	R/W	LONG_RTY_THRES	Long retry threshold	3000
			MPDU with length over this threshold is applied with long	
			retry limit.	
15:8	R/W	LONG_RTY_LIMIT	Long retry limit	4
7:0	R/W	SHORT_RTY_LIMIT	Short retry limit	7

TX_LINK_CFG (offset: 0x1350, default: 0x007f_0020)

Bits	Туре	Name	Description		Initial value
31:24	R	REMOTE_MFS	Remote MCS feedback sequence	number	*
23:16	R	REMOTE_MFB	Remote MCS feedback		0x7F
15:13	R		Reserved		0
12	R/W	TX_CFACK_EN	Piggyback CF-ACK enable		0
			0: disable	1: enable	
11	R/W	TX_RDG_EN	RDG TX enable		0
			0: disable	1: enable	
10	R/W	TX_MRQ_EN	MCS request TX enable		0
			0: disable	1: enable	
9	R/W	REMOTE_UMFS_EN	Remote un-solicit MFB enable		0

DSRT5370_V1.0_083010





Revision August 30, 2010

			0: do not apply remote un-solicit M 1: apply un-solicit MFB	IFB (MFS=7)	
8	R/W	TX_MFB_EN	TX apply remote MFB		0
			0: disable	1: enable	
7:0	R/W	REMOTE_MFB_LITETIM	Remote MFB life time		32
		E	Unit: 32us		

HT_FBK_CFG0 (offset: 0x1354, default: 0x6543_2100)

Bits	Туре	Name	Description	Initial value
31:28	R/W	HT_MCS7_FBK	Auto fall back MCS as HT MCS =7	6
27:24	R/W	HT_MCS6_FBK	Auto fall back MCS as HT MCS =6	5
23:20	R/W	HT_MCS5_FBK	Auto fall back MCS as HT MCS =5	4
19:16	R/W	HT_MCS4_FBK	Auto fall back MCS as HT MCS =4	3
15:12	R/W	HT_MCS3_FBK	Auto fall back MCS as HT MCS =3	2
11:8	R/W	HT_MCS2_FBK	Auto fall back MCS as HT MCS =2	1
7:4	R/W	HT_MCS1_FBK	Auto fall back MCS as HT MCS =1	0
3:0	R/W	HT_MCS0_FBK	Auto fall back MCS as HT MCS =0	0

HT_FBK_CFG1 (offset: 0x1358, default: 0xEDCB_A988)

Bits	Type	Name	Description	Initial value
31:0	R		Reserved	EDCBA988

LG_FBK_CFG0 (offset: 0x135C, default: 0xEDCB_A988)

Bits	Туре	Name	Description	Initial value
31:28	R/W	OFDM7_FBK	Auto fall back MCS as previous TX rate is OFDM 54Mbps.	14
27:24	R/W	OFDM6_FBK	Auto fall back MCS as previous TX rate is OFDM 48Mbps.	13
23:20	R/W	OFDM5_FBK	Auto fall back MCS as previous TX rate is OFDM 36Mbps.	12
19:16	R/W	OFDM4_FBK	Auto fall back MCS as previous TX rate is OFDM 24Mbps.	11
15:12	R/W	OFDM3_FBK	Auto fall back MCS as previous TX rate is OFDM 18Mbps.	10
11:8	R/W	OFDM2_FBK	Auto fall back MCS as previous TX rate is OFDM 12Mbps.	9
7:4	R/W	OFDM1_FBK	Auto fall back MCS as previous TX rate is OFDM 9Mbps.	8
3:0	R/W	OFDM0_FBK	Auto fall back MCS as previous TX rate is OFDM 6Mbps.	8

LG_FBK_CFG1 (offset: 0x1360, default: 0x0000_2100)

Bits	Туре	Name	Description	Initial value
31:16	R		Reserved	0
15:12	R/W	CCK3_FBK	Auto fall back MCS as previous TX rate is CCK 11Mbps.	2
11:8	R/W	CCK2_FBK	Auto fall back MCS as previous TX rate is CCK 5.5Mbps.	1
7:4	R/W	CCK1_FBK	Auto fall back MCS as previous TX rate is CCK 2Mbps.	0
3:0	R/W	CCK0_FBK	Auto fall back MCS as previous TX rate is CCK 1Mbps.	0

Note1. Bit3 of each legacy fallback rate is selection of OFDM/CCK. 0=CCK, 1=OFDM.

CCK_PROT_CFG (offset: 0x1364, default: 0x0010_0003)

Bits	Туре	Name	Description	Initial value
31:27	R		Reserved	0
26	R/W	CCK_RTSTH_EN	RTS threshold enable on CCK TX	0
			0: disable 1: enable	
25:20	R/W	CCK_TXOP_ALLOW	CCK TXOP allowance	1
			(0: disallow, 1: allow)	
			Bit25: allow GF-40 TX	
			Bit24: allow GF-20 TX	
			Bit23: allow MM-40 TX	

DSRT5370_V1.0_083010 -42 - Form No. : QS-073-F02 Rev. : 1 Kept by : DCC Ret. Time : 5 Years





Revision August 30, 2010

			Bit22: allow MM-20 TX	
			Bit21: allow OFDM TX	
			Bit20: allow CCK TX	
19:18	R/W	CCK_PROT_NAV	TXOP protection type for CCK TX	0
			0: None	
			1: Short NAV protection	
			2: Long NAV protection	
			3: Reserved (None)	
17:16	R/W	CCK_PROT_CTRL	Protection control frame type for CCK TX	0
			0: None	
			1: RTS/CTS	
			2: CTS-to-self	
			3: Reserved (None)	
15:0	R/W	CCK_PROT_RATE	Protection control frame rate for CCK TX	0x0003
			(Including RTS/CTS-to-self/CF-END)	
			Default: CCK 11M	

OFDM_PROT_CFG (offset: 0x1368, default: 0x0020_0003)

Bits	Туре	Name	Description	Initial value
31:27	R		Reserved	0
26	R/W	OFDM_RTSTH_EN	RTS threshold enable on OFDM TX	0
			0: disable 1: enable	
25:20	R/W	OFDM_PROT_TXOP	OFDM TXOP allowance	2
			(0: disallow, 1: allow)	
			Bit25: allow GF-40 TX	
			Bit24: allow GF-20 TX	
			Bit23: allow MM-40 TX	
			Bit22: allow MM-20 TX	
			Bit21: allow OFDM TX	
		_	Bit20: allow CCK TX	
19:18	R/W	OFDM_PROT_NAV	TXOP protection type for OFDM TX	0
			0: None	
			1: Short NAV protection	
			2: Long NAV protection	
			3: Reserved (None)	
17:16	R/W	OFDM_PROT_CTRL	Protection control frame type for OFDM TX	0
			0: None	
			1: RTS/CTS	
			2: CTS-to-self	
			3: Reserved (None)	
15:0	R/W	OFDM_PROT_RATE	Protection control frame rate for OFDM TX	0x0003
			(Including RTS/CTS-to-self/CF-END)	
			Default: CCK 11M	

MM20_PROT_CFG (offset: 0x136C, default: 0x0040_4004)

Bits	Туре	Name	Description		Initial value
31:27	R		Reserved		0
26	R/W	MM20_RTSTH_EN	RTS threshold enable on MM20 TX		0
			0: disable	L: enable	
25:20	R/W	MM20_PROT_TXOP	MM20 TXOP allowance		4
			(0: disallow, 1: allow)		
			Bit25: allow GF-40 TX		
RT5370_V	T5370_V1.0_083010 - 43 -				

DSRT5370_V1.0_083010





Revision August 30, 2010

			Bit24: allow GF-20 TX	
			Bit23: allow MM-40 TX	
			Bit22: allow MM-20 TX	
			Bit21: allow OFDM TX	
			Bit20: allow CCK TX	
19:18	R/W	MM20_PROT_NAV	TXOP protection type for MM20 TX	0
			0: None	
			1: Short NAV protection	
			2: Long NAV protection	
			3: Reserved (None)	44 .4
17:16	R/W	MM20_PROT_CTRL	Protection control frame type for MM20 TX	0
			0: None	
			1: RTS/CTS	
			2: CTS-to-self	
			3: Reserved (None)	
15:0	R/W	MM20_PROT_RATE	Protection control frame rate for MM20 TX	0x4004
			(Including RTS/CTS-to-self/CF-END)	
			Default: OFDM 24M	

MM40_PROT_CFG (offset: 0x1370, default: 0x0080_4084)

Bits	Type	Name	Description	Initial value
31:27	R		Reserved	0
26	R/W	MM40_RTSTH_EN	RTS threshold enable on MM40 TX	0
			0: disable 1: enable	
25:20	R/W	MM40_PROT_TXOP	MM40 TXOP allowance	8
			(0: disallow, 1: allow)	
			Bit25: allow GF-40 TX	
			Bit24: allow GF-20 TX	
			Bit23: allow MM-40 TX	
			Bit22: allow MM-20 TX	
			Bit21: allow OFDM TX	
			Bit20: allow CCK TX	
19:18	R/W	MM40_PROT_NAV	TXOP protection type for MM40 TX	0
			0: None	
			1: Short NAV protection	
			2: Long NAV protection	
			3: Reserved (None)	
17:16	R/W	MM40_PROT_CTRL	Protection control frame type for MM40 TX	0
			0: None	
			1: RTS/CTS	
			2: CTS-to-self	
	"()		3: Reserved (None)	
15:0	R/W	MM40_PROT_RATE	Protection control frame rate for MM40 TX	0x4084
			(Including RTS/CTS-to-self/CF-END)	
			Default: duplicate OFDM 24M	

GF20 PROT CFG (offset: 0x1374, default: 0x0100 4004)

Bits	Type	Name	Description	Initial value
31:27	R		Reserved	0
26	R/W	GF20_RTSTH_EN	RTS threshold enable on GF20 TX 0: disable 1: enable	0
RT5370_V1.0_083010 -44-			- 44 -	

DSRT5370_V1.0_083010 Ret. Time: 5 Years





Revision August 30, 2010

R/W	GF20_PROT_TXOP	GF20 TXOP allowance	16
		(0: disallow, 1: allow)	
		Bit25: allow GF-40 TX	
		Bit24: allow GF-20 TX	
		Bit23: allow MM-40 TX	
		Bit22: allow MM-20 TX	
		Bit21: allow OFDM TX	
		Bit20: allow CCK TX	
R/W	GF20_PROT_NAV	TXOP protection type for GF20 TX	0
		0: None	
		1: Short NAV protection	
		2: Long NAV protection	
		3: Reserved (None)	
R/W	GF20_PROT_CTRL	Protection control frame type for GF20 TX	0
		0: None	
		1: RTS/CTS	
		2: CTS-to-self	
		3: Reserved (None)	
R/W	GF20_PROT_RATE	Protection control frame rate for GF20 TX	0x4004
		(Including RTS/CTS-to-self/CF-END)	
		Default: OFDM 24M	
	R/W R/W	R/W GF20_PROT_NAV R/W GF20_PROT_CTRL	(0: disallow, 1: allow) Bit25: allow GF-40 TX Bit24: allow GF-20 TX Bit23: allow MM-40 TX Bit22: allow MM-20 TX Bit21: allow OFDM TX Bit20: allow CCK TX R/W GF20_PROT_NAV TXOP protection type for GF20 TX 0: None 1: Short NAV protection 2: Long NAV protection 3: Reserved (None) R/W GF20_PROT_CTRL Protection control frame type for GF20 TX 0: None 1: RTS/CTS 2: CTS-to-self 3: Reserved (None) R/W GF20_PROT_RATE Protection control frame rate for GF20 TX (Including RTS/CTS-to-self/CF-END)

GF40_PROT_CFG (offset: 0x1378, default: 0x0200_4084)

Bits	Type	Name	Description	Initial value
31:27	R		Reserved	0
26	R/W	GF40_RTSTH_EN	RTS threshold enable on GF40 TX	0
			0: disable 1: enable	
25:20	R/W	GF40_PROT_TXOP	GF40 TXOP allowance	16
			(0: disallow, 1: allow)	
			Bit25: allow GF-40 TX	
			Bit24: allow GF-20 TX	
			Bit23: allow MM-40 TX	
			Bit22: allow MM-20 TX	
			Bit21: allow OFDM TX	
			Bit20: allow CCK TX	
19:18	R/W	GF40_PROT_NAV	TXOP protection type for GF40 TX	0
			0: None	
			1: Short NAV protection	
			2: Long NAV protection	
			3: Reserved (None)	
17:16	R/W	GF40_PROT_CTRL	Protection control frame type for GF40 TX	0
	H ()		0: None	
			1: RTS/CTS	
			2: CTS-to-self	
			3: Reserved (None)	
15:0	R/W	GF40_PROT_RATE	Protection control frame rate for GF40 TX	0x4084
			(Including RTS/CTS-to-self/CF-END)	
			Default: duplicate OFDM 24M	

EXP CTS TIME (offset: 0x137C, default: 0x0038 013A)

Bits	Туре	Name	Description	Initial value
31	R		Reserved	0

DSRT5370_V1.0_083010 -45 -





Revision August 30, 2010

30:16	R/W	EXP_OFDM_CTS_TIME	Expected time for OFDM CTS response (unit: 1us)	56
			Used for outgoing NAV setting.	
			Default: SIFS + 6Mbps CTS	
15	R		Reserved	0
14:0	R/W	EXP_CCK_CTS_TIME	Expected time for CCK CTS response (unit: 1us)	314
			Used for outgoing NAV setting.	
			Default: SIFS + 1Mbps CTS	

EXP ACK TIME (offset: 0x1380, default: 0x0024 00CA)

Bits	Туре	Name	Description	Initial value
31	R		Reserved	0
30:16	R/W	EXP_OFDM_ACK_TIME	Expected time for OFDM ACK response (unit: 1us)	36
			Used for outgoing NAV setting.	
			Default: SIFS + 6Mbps ACK preamble	
15	R		Reserved	0
14:0	R/W	EXP_CCK_ACK_TIME	Expected time for OFDM ACK response (unit: 1us)	202
			Used for outgoing NAV setting.	
			Default: SIFS + 1Mbps ACK preamble	

TX_AC_RTY_LIMIT (offset: 0x13CC, default: 0x0707_0707)

Bits	Type	Name	Description	Initial value
31:24	R/W	AC3_TX_RTY_LIMIT	AC3 TX retry limit	0x07
23:16	R/W	AC2_TX_RTY_LIMIT	AC2 TX retry limit	0x07
15:8	R/W	AC1_TX_RTY_LIMIT	AC1 TX retry limit	0x07
7:0	R/W	ACO_TX_RTY_LIMIT	AC0 TX retry limit	0x07

TX_AC_FBK_SPEED (offset: 0x13D0, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31	R		Reserved	0
30:28	R/W	AC3_FBK_SPEED	AC3 TX fallback speed	0x0
			0: fallback speed x0	
			1: fallback speed x1/2	
			2: fallback speed x1/4	
			3: fallback speed x1/8	
			4: fallback speed x0	
			5: fallback speed x2	
			6: fallback speed x4	
			7: fallback speed x8	
27	R		Reserved	0
26:24	R/W	AC2_FBK_SPEED	AC2 TX fallback speed	0x0
			0: fallback speed x0	
			1: fallback speed x1/2	
			2: fallback speed x1/4	
			3: fallback speed x1/8	
			4: fallback speed x0	
			5: fallback speed x2	
			6: fallback speed x4	
			7: fallback speed x8	
23	R		Reserved	0
22:20	R/W	AC1_FBK_SPEED	AC1 TX fallback speed	0x0
			0: fallback speed x0	
			1: fallback speed x1/2	

DSRT5370_V1.0_083010 -46 - Form No. : QS-073-F02 Rev. : 1 Kept by : DCC Ret. Time : 5 Years





Revision August 30, 2010

			2: fallback speed x1/4	
			3: fallback speed x1/8	
			4: fallback speed x0	
			5: fallback speed x2	
			6: fallback speed x4	
			7: fallback speed x8	
19	R		Reserved	0
18:16	R/W	ACO_FBK_SPEED	AC0 TX fallback speed	0x0
			0: fallback speed x0	
			1: fallback speed x1/2	
			2: fallback speed x1/4	
			3: fallback speed x1/8	
			4: fallback speed x0	
			5: fallback speed x2	
			6: fallback speed x4	
			7: fallback speed x8	
15:2	R		Reserved	0
1	R/W	AC_TX_FBK_SPEED_EN	Per AC TX fallback speed enable	0
		_	0: disable, 1: enable	
0	R/W	AC_TX_RTY_LIMIT_EN	Per AC TX retry limit enable	0
			0: disable, 1: enable	

3.4.5 MAC RX configuration registers (offset: 0x1400)

RX_FILTR_CFG (offset: 0x1400, default: 0x0001_5F9F)

Bits	Туре	Name	Description	Initial value
31:17	R		Reserved	0
16	R/W	DROP_CTRL_RSV	Drop reserve control subtype	1
15	R/W	DROP_BAR	Drop BAR	0
14	R/W	DROP_BA	Drop BA	1
13	R/W	DROP_PSPOLL	Drop PS-Poll	0
12	R/W	DROP_RTS	Drop RTS	1
11	R/W	DROP_CTS	Drop CTS	1
10	R/W	DROP_ACK	Drop ACK	1
9	R/W	DROP_CFEND	Drop CF-END	1
8	R/W	DROP_CFACK	Drop CF-END + CF-ACK	1
7	R/W	DROP_DUPL	Drop duplicated frame	1
6	R/W	DROP_BC	Drop broadcast frame	0
5	R/W	DROP_MC	Drop multicast frame	0
4	R/W	DROP_VER_ERR	Drop 802.11 version error frame	1
3	R/W	DROP_NOT_MYBSS	Drop frame that is not my BSSID	1
2	R/W	DROP_UC_NOME	Drop not to me unicast frame	1
1	R/W	DROP_PHY_ERR	Drop physical error frame	1
0	R/W	DROP_CRC_ERR	Drop CRC error frame	1

Note: 1: enable, 0: disable.

AUTO_RSP_CFG (offset: 0x1404, default: 0x0000_0003)

Bits	Туре	Name	Description	Initial value
31:8	R		Reserved	0
7	R/W	CTRL_PWR_BIT	Power bit value in control frame	0

DSRT5370_V1.0_083010 - 47 -





Revision August 30, 2010

6	R/W	BAC_ACK_POLICY	BA frame -> BAC -> Ack policy bit value	0
5	R/W	CTRL_WRAP_EN	ACK/CTS Control Wrapper frame auto-responding enable 0: disable 1: enable	0
4	R/W	CCK_SHORT_EN	CCK short preamble auto response enable 0: disable 1: enable	0
3	R/W	CTS_40M_REF	In duplicate legacy CTS response mode, refer to extension CCA to decide duplicate or not. 0: disable 1: enable	0
2	R/W	CTS_40M_MODE	Duplicate legacy CTS response mode 0: disable 1: enable	0
1	R/W	BAC_ACKPOLICY_EN	BAC ACK policy bit enable 0: disable; don't care this bit 1: enable; no BA auto responding upon reception of BAR with no ACK policy	1
0	R/W	AUTO_RSP_EN	Auto responder enable	1

LEGACY_BASIC_RATE (offset: 0x1408, default: 0x0000_0000)

Bits	Туре	Name	Description		Initial value
31: 12	R/W		Reserved		0
11: 0	R/W	LEGACY_BASIC_RATE	Legacy basic rate bit mask		0
			Bit0: 1 Mbps is basic rate		
			Bit1: 2 Mbps is basic rate		
			Bit2: 5.5 Mbps is basic rate		
			Bit3: 11 Mbps is basic rate		
			Bit4: 6 Mbps is basic rate		
			Bit5: 9 Mbps is basic rate		
			Bit6: 12 Mbps is basic rate		
			Bit7: 18 Mbps is basic rate		
			Bit8: 24 Mbps is basic rate		
			Bit9: 36 Mbps is basic rate		
			Bit10: 48 Mbps is basic rate		
			Bit11: 54 Mbps is basic rate		
			0: disable	1: enable	

HT_BASIC_RATE (offset: 0x140C, default: 0x8200_8000)

Bits	Туре	Name	Description	Initial value
31: 0	R/W	Reserved		0

HT_CTRL_CFG (offset: 0x1410, default: 0x0000_0100)

Bits	Туре	Name	Description	Initial value
31: 9	R		Reserved	0
8: 0	R/W	HT_CTRL_THRES	Remaining TXOP threshold for HT control frame auto	256
			responding (unit: us)	

SIFS_COST_CFG (offset: 0x1414, default: 0x0000_100A)

Bits	Туре	Name	Description	Initial value
31:16	R		Reserved	
15:8	R/W	OFDM_SIFS_COST	OFDM SIFS time (unit: 1us) Applied after OFDM TX/RX.	16
7:0	R/W	CCK_SIFS_COST	CCK SIFS time (unit: 1us) Applied after CCK TX/RX.	10

DSRT5370_V1.0_083010 -48 Form No. : QS-073-F02 Rev. : 1 Kept by : DCC Ret. Time : 5 Years



Revision August 30, 2010

Note: The OFDM_SIFS_COST and CCK_SIFS_COST are used only for duration field calculation. It will not affect the responding timing.

RX_PARSER_CFG (offset: 0x1418, default: 0x0FFF_0000)

Bits	Туре	Name	Description	Initial value
31:28	R		Reserved	
27:16	R/W	LSIG_LEN_THRES	When the length in L-SIG is longer than this threshold,	4095
			the L-SIG TXOP will not be applied as NAV channel	
			reservation.	
15:02	R		Reserved	
1	R/W	RX_LSIG_TXOP_EN	Respect LSIG-TXOP as channel reservation	0
			0: disable 1: enable	
0	R/W	NAV_ALL_EN	Set NAV for all received frames	0
			0: disable (unicast to me frame will not set the NAV)	
			1: enable	

3.4.6 MAC Security Configuration Registers (offset:0x1500)

TX_SEC_CNT0 (offset:0x1500, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	TX_SEC_ERR_CNT	TX SEC packet error count	0
15:0	RC	TX_SEC_CPL_CNT	TX SEC packet complete count	0

RX_SEC_CNT0 (offset:0x1504, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16			Reserved	0
15:0	RC	RX_SEC_CPL_CNT	RX SEC packet complete count	0

CCMP FC MUTE (offset:0x1508, default: 0xC78F C78f)

Bits	Type	Name	Description	Initial value
31:16	R/W	HT_CCMP_FC_MUTE	HT rate CCMP FC mute	0xc78f
15:0	R/W	LG_CCMP_FC_MUTE	Legacy rate CCMP FC mute	0xc78f

RX_PN_PADDING_CFG (offset:0x150C, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:1			Reserved	0
0	R/W	RX_PN_PAD_EN	Enable RX IV/EIV/PN padding	0
			0: disable, 1:enable	

3.4.7 MAC HCCA/PSMP CSR (offset:0x1600)

TXOP_HLDR_ADDR0 (offset:0x1600, default:0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:24	R/W	TXOP_HOL_3	TXOP holder MAC address byte3	0
23:16	R/W	TXOP_HOL_2	TXOP holder MAC address byte2	0
15:8	R/W	TXOP_HOL_1	TXOP holder MAC address byte1	0
7:0	R/W	TXOP_HOL_0	TXOP holder MAC address byte0	0

TXOP_HLDR_ADDR1 (offset:0x1604, default:0x0000_0000)

Bits	Type	Name	Description	Initial value
31:16	R		Reserved	0
15:8	R/W	TXOP_HOL_5	TXOP holder MAC address byte5	0

DSRT5370_V1.0_083010 - 49 -





Revision August 30, 2010

7:0	R/W	TXOP_HOL_4	TXOP holder MAC address byte4	0
-----	-----	------------	-------------------------------	---

Note: Byte0 is the first byte on network. Its LSB bit is the first bit on network. For a MAC address captured on the network with order 00:01:02:03:04:05, byte0=00, byte1=01 etc.

TXOP_HLDR_ET (offset:0x1608, default:0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:25	R		Reserved	0
24	R/W	AMPDU_ACC_EN	Accumulate AMPDU enable	0
			0: disable, 1: enable	
23:19	R/W	TX_DMA_TIMEOUT	When AMPDU_ACC_EN is enabled:	0
			Wait at most (TX_DMA_TIMEOUT * 32) usec for the	
			MPDU for aggregation	
18	R/W	TX_FBK_THRES_EN	Transmission MCS fallback threshold enable	0
			0: disable, 1: enable) [
17:16	R/W	TX_FBK_THRES	When TX_FBK_THRES_EN is enabled, fallback when	0
			0: less than 25% in AMPDU are success.	
			1: less than 50% in AMPDU are success.	
			2: less than 75% in AMPDU are success.	
			3: less than 100% in AMPDU are success.	
15:5	R		Reserved	0
4	R/W	PAPE_MAP	When PAPE_MAP1S_EN is enabled:	0
			0: only turn on PAPEO for 1S transmission	
			1: only turn on PAPE1 for 1S transmission	
3	R/W	PAPE_MAP1S_EN	Turn on only on PAPE in 1S transmission	0
			0: disable, 1: enable	
2	R/W	TX_BCN_HIPRI_DIS	Disable high priority beacon transmission	0
			1: disable, 0: enable	
1	R/W	TX40M_BLK_EN	Block 40Mhz transmission as extension CCA is busy	0
			0: disable, 1: enable	
0	R/W	PER_RX_RST_EN	Baseband RX_PE per RX reset enable	0
			0: disable, 1: enable	

QOS_CFPOLL_RA_DW0 (offset:0x160C, default:0xXXXX_XXXX)

Bits	Туре	Name	Description	Initial value
31:24	R	CFPOLL_A1_BYTE3	Byte3 of A1 of received QoS Data (+) CF-Poll frame	Х
23:16	R	CFPOLL_A1_BYTE2	Byte2 of A1 of received QoS Data (+) CF-Poll frame	Х
15:8	R	CFPOLL_A1_BYTE1	Byte1 of A1 of received QoS Data (+) CF-Poll frame	Х
7:0	R	CFPOLL A1 BYTE0	Byte0 of A1 of received QoS Data (+) CF-Poll frame	Х

QOS CFPOLL A1 DW1 (offset:0x1610, default:0x0000 XXXX)

· / /					
Bits	Type	Name	Description	Initial value	
31:24	R		Reserved	0	
16	R	CFPOLL_A1_TOME	1: QoS CF-Poll to me	Х	
			0: Qos CF-Poll not to me		
15:8	R	CFPOLL_A1_BYTE5	Byte5 of A1 of received QoS Data (+) CF-Poll frame	Х	
7:0	R	CFPOLL_A1_BYTE4	Byte4 of A1 of received QoS Data (+) CF-Poll frame	Х	

QOS_CFPOLL_QC (offset:0x1614, default:0x0000_XXXX)

Bits	Туре	Name	Description	Initial value
31:24	R		Reserved	0
15:8	R	CFPOLL_QC_BYTE1	Byte1 of QC of received QoS Data (+) CF-Poll frame	X
7:0	R	CFPOLL_QC_BYTE0	Byte0 of QC of received QoS Data (+) CF-Poll frame	X

DSRT5370_V1.0_083010 -50 -



Revision August 30, 2010

Note: CFPOLL_RA_DW0, CFPOLL_RA_DW1, and CFPOLL_QC are updated after the reception of QoS Data (+) CF-Poll frame and RX QoS CF-Poll interrupt (RX_QOS_CFPOLL_INT) is launched then.

3.4.8 MAC Statistic Counters (offset:0x1700)

RX STA CNT0 (offset:0x1700, default: 0x0000 0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	PHY_ERRCNT	RX PHY error frame count	0
15:0	RC	CRC_ERRCNT	RX CRC error frame count	0

Note1: RX PHY error means PSDU length is shorter than indicated by PLCP.

Note2: RX PHY error is also treated as CRC error.

RX_STA_CNT1 (offset:0x1704, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	PLPC_ERRCNT	RX PLCP error count	0
15:0	RC	CCA_ERRCNT	CCA false alarm count	0

Note1: CCA false alarm means there is no PLCP after CCA indication.

Note2: RX PLCP error means there is no PSDU after PLCP indication.

RX STA CNT2 (offset:0x1708, default: 0x0000 0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	RX_OVFL_CNT	RX FIFO overflow frame count	0
15:0	RC	RX_DUPL_CNT	RX duplicated filtered frame count	0

Note: MAC will NOT auto respond ACK/BA to the frame originator when frame is lost due to RXFIFO overflow.

However, MAC will respond when frame is duplicated filtered.

TX STA CNT0 (offset:0x170C, default: 0x0000 0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	TX_BCN_CNT	TX beacon count	0
15:0	RC	TX_FAIL_CNT	Failed TX count	0

TX_STA_CNT1 (offset:0x1710, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	TX_RTY_CNT	TX retransmission count	0
15:0	RC	TX_SUCC_CNT	Successful TX count	0

TX_STA_CNT2 (offset:0x1714, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	TX_UDFL_CNT	TX underflow count	0
15:0	RC	TX_ZERO_CNT	TX zero length frame count	0

TX_STAT_FIFO (offset:0x1718, default: 0x0000_0000)

Bits	Type	Name	Description		Initial value
31:16	R	TXQ_RATE	TX success rate		*
15:8	R	TXQ_WCID	TX WCID		*
7	R	TXQ_ACKREQ	TX acknowledge requi	red	*
			0: not required	1: required	
6	R	TXQ_AGG	TX aggregate		*
			0: non-aggregated	1: aggregated	
5	R	TXQ_OK	TX success		*
			0: failed	1: success	
4:1	R	TXQ_PID	TX Packet ID (Latched	TX Packet ID (Latched from TXWI)	
0	RC	TXQ_VLD	TX status queue valid		0
			0: queue empty	1: valid	

DSRT5370_V1.0_083010 --51-





Revision August 30, 2010

Note:	TΧ	status	FIFO	size	= 16.
-------	----	--------	------	------	-------

TX_NAG_AGG_CNT (offset:0x171C, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	TX_AGG_CNT	Aggregate TX count	0
15:0	RC	TX_NAG_CNT	Non-aggregate TX count	0

TX_AGG_CNT0 (offset:0x1720, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	TX_AGG_2_CNT	Aggregate Size = 2 MPDU count	0
15:0	RC	TX_AGG_1_CNT	Aggregate Size = 1 MPDU count	0

TX_AGG_CNT1 (offset:0x1724, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	TX_AGG_4_CNT	Aggregate Size = 4 MPDU count	0
15:0	RC	TX_AGG_3_CNT	Aggregate Size = 3 MPDU count	0

TX_AGG_CNT2 (offset:0x1728, default: 0x0000_0000)

	Bits	Туре	Name	Description	Initial value
	31:16	RC	TX_AGG_6_CNT	Aggregate Size = 6 MPDU count	0
Ī	15:0	RC	TX_AGG_5_CNT	Aggregate Size = 5 MPDU count	0

TX_AGG_CNT3 (offset:0x172C, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	TX_AGG_8_CNT	Aggregate Size = 8 MPDU count	0
15:0	RC	TX_AGG_7_CNT	Aggregate Size = 7 MPDU count	0

TX_AGG_CNT4 (offset:0x1730, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	TX_AGG_10_CNT	Aggregate Size = 10 MPDU count	0
15:0	RC	TX_AGG_9_CNT	Aggregate Size = 9 MPDU count	0

TX_AGG_CNT5 (offset:0x1734, default: 0x0000_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	TX_AGG_12_CNT	Aggregate Size = 12 MPDU count	0
15:0	RC	TX_AGG_11_CNT	Aggregate Size = 11 MPDU count	0

TX_AGG_CNT6 (offset:0x1738, default: 0x0000_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	TX_AGG_14_CNT	Aggregate Size = 14 MPDU count	0
15:0	RC	TX_AGG_13_CNT	Aggregate Size = 13 MPDU count	0

TX_AGG_CNT7 (offset:0x173C, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	TX_AGG_16_CNT	Aggregate Size = 16 MPDU count	0
15:0	RC	TX_AGG_15_CNT	Aggregate Size = 15 MPDU count	0

MPDU_DENSITY_CNT (offset:0x1740, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	RX_ZERO_DEL_CNT	RX zero length delimiter count	0
15:0	RC	TX_ZERO_DEL_CNT	TX zero length delimiter count	0

RTS_TX_CNT (offset:0x1744, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	RTS_TX_FAIL_CNT	RTS TX fail count	0

DSRT5370_V1.0_083010 -- 52 --





Revision August 30, 2	20	1(U
-----------------------	----	----	---

15:0	RC	RTS_TX_OK_CNT	RTS TX OK count	0
------	----	---------------	-----------------	---

CTS_TX_CNT (offset:0x1748, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	R		Reserved	0
15:0	RC	CTSTS_TX_CNT	CTS-to-self TX count	0

TX_AGG_CNT8 (offset:0x174C, default: 0x0000_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	TX_AGG_18_CNT	Aggregate Size = 18 MPDU count	0
15:0	RC	TX_AGG_17_CNT	Aggregate Size = 17 MPDU count	0

TX_AGG_CNT9 (offset:0x1750, default: 0x0000_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	TX_AGG_20_CNT	Aggregate Size = 20 MPDU count	0
15:0	RC	TX_AGG_19_CNT	Aggregate Size = 19 MPDU count	0

TX_AGG_CNT10 (offset:0x1754, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	TX_AGG_22_CNT	Aggregate Size = 22 MPDU count	0
15:0	RC	TX_AGG_21_CNT	Aggregate Size = 21 MPDU count	0

TX_AGG_CNT11 (offset:0x1758, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	TX_AGG_24_CNT	Aggregate Size = 24 MPDU count	0
15:0	RC	TX_AGG_23_CNT	Aggregate Size = 23 MPDU count	0

TX_AGG_CNT12 (offset:0x175C, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	TX_AGG_26_CNT	Aggregate Size = 26 MPDU count	0
15:0	RC	TX AGG 25 CNT	Aggregate Size = 25 MPDU count	0

TX_AGG_CNT13 (offset:0x1760, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	TX_AGG_28_CNT	Aggregate Size = 28 MPDU count	0
15:0	RC	TX_AGG_27_CNT	Aggregate Size = 27 MPDU count	0

TX_AGG_CNT14 (offset:0x1764, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	TX_AGG_30_CNT	Aggregate Size = 30 MPDU count	0
15:0	RC	TX_AGG_29_CNT	Aggregate Size = 29 MPDU count	0

TX_AGG_CNT15 (offset:0x1768, default: 0x0000_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	TX_AGG_32_CNT	Aggregate Size = 32 MPDU count	0
15:0	RC	TX_AGG_31_CNT	Aggregate Size = 31 MPDU count	0

WCID_TX_CNT0 (offset:0x176C, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	WCID_TX_RTY_CNT0	TX retry count for WCID_A	0
15:0	RC	WCID TX OK CNTO	Successful TX count for WCID A	0

WCID_TX_CNT1 (offset:0x1770, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	WCID_TX_RTY_CNT0	TX retry count for WCID_B	0

DSRT5370_V1.0_083010 - 53 -Ret. Time: 5 Years Rev. : 1 Kept by: DCC





Revision	Διισιιςτ	30	2010

15:0 RC WCID_TX_OK_CNT0	Successful TX count for WCID_B	0
-------------------------	--------------------------------	---

WCID_TX_CNT2 (offset:0x1774, default: 0x0000_0000)

	Bits	Туре	Name	Description	Initial value
	31:16	RC	WCID_TX_RTY_CNT0	TX retry count for WCID_C	0
Ī	15:0	RC	WCID_TX_OK_CNT0	Successful TX count for WCID_C	0

WCID_TX_CNT3 (offset:0x1778, default: 0x0000_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	WCID_TX_RTY_CNT0	TX retry count for WCID_D	0
15:0	RC	WCID_TX_OK_CNT0	Successful TX count for WCID_D	0

WCID_TX_CNT4 (offset:0x177C, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	WCID_TX_RTY_CNT0	TX retry count for WCID_E	0
15:0	RC	WCID_TX_OK_CNT0	Successful TX count for WCID_E	0

WCID_TX_CNT5 (offset:0x1780, default: 0x0000_0000)

Bits	Type	Name	Description	Initial value
31:16	RC	WCID_TX_RTY_CNT0	TX retry count for WCID_F	0
15:0	RC	WCID_TX_OK_CNT0	Successful TX count for WCID_F	0

WCID_TX_CNT6 (offset:0x1784, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	WCID_TX_RTY_CNT0	TX retry count for WCID_G	0
15:0	RC	WCID_TX_OK_CNT0	Successful TX count for WCID_G	0

WCID_TX_CNT7 (offset:0x1788, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	RC	WCID_TX_RTY_CNT0	TX retry count for WCID_H	0
15:0	RC	WCID TX OK CNTO	Successful TX count for WCID H	0

WCID_MAPING_0 (offset:0x178C, default: 0xFFFF_FFFF)

Bits	Туре	Name	Description	Initial value
7:0	R/W	WCID_D	The WCID number maps to WCID_D	0xFF
7:0	R/W	WCID_C	The WCID number maps to WCID_C	0xFF
7:0	R/W	WCID_B	The WCID number maps to WCID_B	0xFF
7:0	R/W	WCID_A	The WCID number maps to WCID_A	0xFF

WCID MAPING 1 (offset:0x1790, default: 0xFFFF FFFF)

Bits	Туре	Name	Description	Initial value
7:0	R/W	WCID_H	The WCID number maps to WCID_H	0xFF
7:0	R/W	WCID_G	The WCID number maps to WCID_G	0xFF
7:0	R/W	WCID_F	The WCID number maps to WCID_F	0xFF
7:0	R/W	WCID_E	The WCID number maps to WCID_E	0xFF

TX_REPORT_CNT (offset:0x1794, default: 0x0000_0000)

Bits	Туре	Name	Description	Initial value
31:16	,		Reserved	0
15:0	RC	TX_REPORT_CNT	Successful TX count for frames which TXWI.REPORT bit =1.	0

TX STAT FIFO EXT (offset:0x1798, default: 0x0000 0000)

Bits	Type	Name	Description	Initial value
DICS	турс	Name	Description	iiiitiai value

DSRT5370_V1.0_083010 - 54 -Kept by: DCC Ret. Time: 5 Years Rev. : 1





Revision August 30, 2010

31:8			Reserved	0
7:0	R	TXQ_RTY_CNT	Per frame TX retry count (read before reading 0x1718)	0



3.5 MAC search table (offset: 0x1800)





Revision August 30, 2010

Offset	Type	Name	Description	Initial value
0x00	R/W	WC_MAC_ADDR0	Client MAC address byte0	0x00
0x01	R/W	WC_MAC_ADDR1	Client MAC address byte1	0x00
0x02	R/W	WC_MAC_ADDR2	Client MAC address byte2	0x00
0x03	R/W	WC_MAC_ADDR3	Client MAC address byte3	0x00
0x04	R/W	WC_MAC_ADDR4	Client MAC address byte4	0x00
0x05	R/W	WC_MAC_ADDR5	Client MAC address byte5	0x00
0x06	R/W	BA_SESS_MASK0	BA session mask (lower) Bit0 for TID0 Bit7 for TID7	0x00
0x07	R/W	BA_SESS_MASK1	BA session mask (upper) Bit8 for TID8 Bit15 for TID15	0x00

RX WCID search table (offset:0x1800)

Offset	Туре	Name	Description	Initial value
0x1800	R/W	WC_ENTRY_0	WC MAC address with WCID=0	0
0x1808	R/W	WC_ENTRY_1	WC MAC address with WCID=1	0
	R/W		WC MAC address with WCID=2~253	0
0x1FF0	R/W	WC_ENTRY_254	WC MAC address with WCID=254	0
0x1FF8	R/W	WC_ENTRY_255	Reserved (shall not be used)	0

Note1: WCID=Wireless Client ID

3.6 Security table/CIS/Beacon/NULL frame (offset: 0x4000)

3.6.1 **Security Entry format**

Security Key Format (8DW)

DSRT5370_V1.0_083010



Revision August 30, 2010

Offset	Туре	Name	Description	Initial value
0x00	R/W	SECKEY_DW0	Security key byte3~0	*
0x04	R/W	SECKEY_DW1	Security key byte7~4	*
0x08	R/W	SECKEY_DW2	Security key byte11~8	*
0x0C	R/W	SECKEY_DW3	Security key byte15~12	*
0x10	R/W	TXMIC_DW0	TX MIC key byte3~0	*
0x14	R/W	TXMIC_DW1	TX MIC key byte7~4	*
0x18	R/W	RXMIC_DW0	RX MIC key byte3~0	*
0x1C	R/W	RXMIC_DW1	RX MIC key byte7~4	*

Note:

- 1. FOR WEP40, CKIP40, ONLY BYTE4~0 OF SECURITY KEY ARE VALID.
- 2. For WEP104, CKIP104, only byte12~0 of security key are valid.
- 3. For TKIP, AES, all the bytes of security key are valid.
- 4. TX/RX MIC key is used only for TKIP MIC calculation.
- 5. 128 byte space of TX/RX MIC key are used together for WAPI MIC key.

IV/EIV/WAPI PN format (4 DW)

When TXINFO.WIV=0, hardware will auto lookup IV/EIV/WAPI_PN from this table and update IV/EIV/WAPI_PN after encryption is finished.

Offset	Туре	Name	Description	Initial value
0x00	R/W	IV_FIELED	IV field	*
0x04	R/W	EIV_FIELED	EIV field	*

Offset	Туре	Name	Description	Initial value
0x00	R/W	WAPI_PN_MSB	WAPI PN byte11-byte8	*
0x04	R/W	WAPI_PN_MSB	WAPI PN byte15-byte12	*

Note1: The key index and extension IV bit shall be initialized by software. The MSB octet of IV will not be modified by hardware.

Note2: IV/EIV packet number (PN) counter modes:

- a. For WEP40, WEP104, CKIP40, CKIP104, CKIP128 mode, PN=IV[23:0]. EIV[31:0] is not used.
- **b.** For TKIP mode, PN = $\{EIV[31:0], IV[7:0], IV[23:16]\}, IV[15:8] = (IV[7:0] \mid 0x20) \& 0x7f)$ is generated by hardware.
- **c.** For AES-CCMP, PN = {EIV[31:0], IV[15:0]}.
- **d.** For non-WAPI mode, PN = PN + 1 after each encryption.
- e. For WAPI mode, PN={WAPI PN MSB 1[31:0], WAPI PN MSB 0[31:0], EIV[31:0], IV[31:0]}.
- f. For WAPI mode, PN=PN+2 when WAPI_MC_BC=0 in WCID attribute.
- g. For WAPI mode, PN=PN+1 when WAPI_MC_BC=1 in WCID attribute.

Note3: Software may initialize the PN counter to any value.

WCID attribute entry format (1DW)

Offset	Туре	Name	Description	Initial value
31:24	R/W	WAPI_KEYID_BYTE	WAPI KeyID byte	*
			0-1: WAPI Key ID	
			2-255: reserved	
23:16	R/W	WAPI_RSV_BYTE	WAPI reserved byte (set to 0)	*
15	R/W	WAPI_MCBC	WAPI broadcast/multicast packet number (PN)	*
			increment	
			0: unicast, PN = PN + 2;	

DSRT5370_V1.0_083010 -- 57 --



Revision August 30, 2010

			1: multicast/broadcast	, PN = PN + 1;	
14:12	R/W		Reserved		*
11	R/W	BSS_IDX_MBS	Use together with BSS	_IDX(bit6:bit4),	*
			(BSS_IDX_MSB *8 + BS	S_IDX) = BSS Index of the WCID)
10	R/W	RX_PKEY_MODE_MSB	Use together with RX_	PKEY_MODE(bit3:bit1),	*
			(RX_PKEY_MODE_MSE	3 *8 + RX_PKEY_MODE) =	
		0~7: as listed in RX_PK	EY_MODE		
			8: WAPI		
			9-15: Reserved		
9:7	R/W	RXWI_UDF	RXWI user define field		*
				he RXWI.UDF fields for the	
			WCID.		
6:4	R/W	BSS_IDX	Multiple-BSS index for	the WCID	*
3:1	R/W	RX_PKEY_MODE	Pair-wise key security	mode	*
			0: No security	1: WEP40	
			2: WEP104	3: TKIP	
			4: AES-CCMP	5: CKIP40	
			6: CKIP104	7: CKIP128	
0	R/W	RX_PKEY_EN	Key table selection		*
			0: shared key table	1: pair-wise key table	

Share key mode entry format (1DW)

D.:	<u> </u>		B 1.11	1 11 1
Bits	Type	Name	Description	Initial value
31:28	R/W	SKEY_MODE_7+	Shared key7+(8x) mode, x=0~3	*
27:24	R/W	SKEY_MODE_6+	Shared key6+(8x) mode, x=0~3	*
23:20	R/W	SKEY_MODE_5+	Shared key5+(8x) mode, x=0~3	*
19:16	R/W	SKEY_MODE_4+	Shared key4+(8x) mode, x=0~3	*
15:12	R/W	SKEY_MODE_3+	Shared key3+(8x) mode, x=0~3	*
11:8	R/W	SKEY_MODE_2+	Shared key2+(8x) mode, x=0~3	*
7:4	R/W	SKEY_MODE_1+	Shared key1+(8x) mode, x=0~3	*
3:0	R/W	SKEY_MODE_0+	Shared key0+(8x) mode, x=0~3	*

Key mode definition:

0: No security 1: WEP40 2: WEP104 3: TKIP 4: AES-CCMP 5: CKIP40 6: CKIP104 7: CKIP128

8: WAPI 9~15: Reserved

3.6.2 Security Table

Pair-wise key table (offset:0x4000)

Offset	Туре	Name	Description	Initial value
0x4000	R/W	PKEY_0	Pair-wise key for WCID0	*
0x4020	R/W	PKEY_1	Pair-wise key for WCID1	*
	R/W	••••	Pair-wise key for WCID2~253	*
0x5FC0	R/W	PKEY_254	Pair-wise key for WCID254	*
0x5FE0	R/W	PKEY 255	Pair-wise key for WCID255 (not used)	*

IV/EIV table (offset:0x6000)

Offset	Туре	Name	Description	Initial value
0x6000	R/W	IVEIV_0	IV/EIV for WCID0	*
0x6008	R/W	IVEIV_1	IV/EIV for WCID1	*

DSRT5370_V1.0_083010 - 58 -





Revision August 30, 2010

	R/W		IV/EIV for WCID2~253	*
0x67F0	R/W	IVEIV_254	IV/EIV for WCID254	*
0x67F8	R/W	IVEIV_255	IV/EIV for WCID255 (not used)	*

WCID attribute table (offset:0x6800)

Offset	Type	Name	Description	Initial value
0x6800	R/W	WCID_ATTR_0	WCID Attribute for WCID0	*
0x6804	R/W	WCID_ATTR_1	WCID Attribute for WCID1	*
	R/W		WCID Attribute for WCID2~253	*
0x6BF8	R/W	WCID_ATTR_254	WCID Attribute for WCID254	*
0x6BFC	R/W	WCID_ATTR_255	WCID Attribute for WCID255	*

Shared Key Table (offset:0x6C00)

Offset	Type	Namo	Description	Initial value
		Name		*
0x6C00	R/W	SKEY_0	Shared key for BSS_IDX=0, KEY_IDX=0	*
0x6C20	R/W	SKEY_1	Shared key for BSS_IDX=0, KEY_IDX=1	*
0x6C40	R/W	SKEY_2	Shared key for BSS_IDX=0, KEY_IDX=2	*
0x6C60	R/W	SKEY_3	Shared key for BSS_IDX=0, KEY_IDX=3	*
0x6C80	R/W	SKEY_4	Shared key for BSS_IDX=1, KEY_IDX=0	
0x6CA0	R/W	SKEY_5	Shared key for BSS_IDX=1, KEY_IDX=1	*
0x6CC0	R/W	SKEY_6	Shared key for BSS_IDX=1, KEY_IDX=2	*
0x6CE0	R/W	SKEY_7	Shared key for BSS_IDX=1, KEY_IDX=3	*
0x6D00	R/W	SKEY_8	Shared key for BSS_IDX=2, KEY_IDX=0	*
0x6D20	R/W	SKEY_9	Shared key for BSS_IDX=2, KEY_IDX=1	*
0x6D40	R/W	SKEY_10	Shared key for BSS_IDX=2, KEY_IDX=2	*
0x6D60	R/W	SKEY_11	Shared key for BSS_IDX=2, KEY_IDX=3	*
0x6D80	R/W	SKEY_12	Shared key for BSS_IDX=3, KEY_IDX=0	*
0x6DA0	R/W	SKEY_13	Shared key for BSS_IDX=3, KEY_IDX=1	*
0x6DC0	R/W	SKEY_14	Shared key for BSS_IDX=3, KEY_IDX=2	*
0x6DE0	R/W	SKEY_15	Shared key for BSS_IDX=3, KEY_IDX=3	*
0x6E00	R/W	SKEY_16	Shared key for BSS_IDX=4, KEY_IDX=0	*
0x6E20	R/W	SKEY_17	Shared key for BSS_IDX=4, KEY_IDX=1	*
0x6E40	R/W	SKEY_18	Shared key for BSS_IDX=4, KEY_IDX=2	*
0x6E60	R/W	SKEY 19	Shared key for BSS_IDX=4, KEY_IDX=3	*
0x6E80	R/W	SKEY_20	Shared key for BSS_IDX=5, KEY_IDX=0	*
0x6EA0	R/W	SKEY 21	Shared key for BSS IDX=5, KEY IDX=1	*
0x6EC0	R/W	SKEY 22	Shared key for BSS_IDX=5, KEY_IDX=2	*
0x6EE0	R/W	SKEY 23	Shared key for BSS_IDX=5, KEY_IDX=3	*
0x6F00	R/W	SKEY 24	Shared key for BSS_IDX=6, KEY_IDX=0	*
0x6F20	R/W	SKEY 25	Shared key for BSS_IDX=6, KEY_IDX=1	*
0x6F40	R/W	SKEY 26	Shared key for BSS_IDX=6, KEY_IDX=2	*
0x6F60	R/W	SKEY 27	Shared key for BSS IDX=6, KEY IDX=3	*
0x6F80	R/W	SKEY 28	Shared key for BSS IDX=7, KEY IDX=0	*
0x6FA0	R/W	SKEY 29	Shared key for BSS IDX=7, KEY IDX=1	*
0x6FC0	R/W	SKEY_30	Shared key for BSS_IDX=7, KEY_IDX=2	*
0x6FE0	R/W	SKEY_31	Shared key for BSS_IDX=7, KEY_IDX=3	*
SAUL EU	, ••	J.K.E.1_31	51101 Cd 11C7 151 D55_1D/C 7, 11C1_1D/C 5	

Shared Key Mode (offset:0x7000)

Offset	Туре	Name	Description	Initial value
0x7000	R/W	SKEY_MODE_0_7	Shared mode for SKEY0-SKEY7	*
0x7004	R/W	SKEY_MODE_8_15	Shared mode for SKEY8-SKEY15	*

DSRT5370_V1.0_083010 - 59 -





Revision August 30, 2010

0x7008	R/W	SKEY_MODE_16_23	Shared mode for SKEY16-SKEY23	*
0x700C	R/W	SKEY_MODE_24_31	Shared mode for SKEY24-SKEY31	*

Spared Memory Space Mode (offset:0x7010~0x73EC)

Shared Key Mode Extension (for BSS_IDX=8~15) (offset:0x73F0)

Offset	Туре	Name	Description	Initial value
0x73F0	R/W	SKEY_MODE_32_39	Shared mode for SKEY32-SKEY39	*
0x73F4	R/W	SKEY_MODE_40_47	Shared mode for SKEY40-SKEY47	*
0x73F8	R/W	SKEY_MODE_48_55	Shared mode for SKEY48-SKEY55	*
0x73FC	R/W	SKEY_MODE_56_63	Shared mode for SKEY56-SKEY63	*

Shared Key Table Extension (for BSS_IDX=8~15) (offset:0x7400)

Offset	Type	Name	Description	Initial value
0x7400	R/W	SKEY_32	Shared key for BSS_IDX=8, KEY_IDX=0	*
0x7420	R/W	SKEY_33	Shared key for BSS_IDX=8, KEY_IDX=1	*
0x7440	R/W	SKEY_34	Shared key for BSS_IDX=8, KEY_IDX=2	*
0x7460	R/W	SKEY_35	Shared key for BSS_IDX=8, KEY_IDX=3	*
0x7480	R/W	SKEY_36	Shared key for BSS_IDX=9, KEY_IDX=0	*
0x74A0	R/W	SKEY_37	Shared key for BSS_IDX=9, KEY_IDX=1	*
0x74C0	R/W	SKEY_38	Shared key for BSS_IDX=9, KEY_IDX=2	*
0x74E0	R/W	SKEY_39	Shared key for BSS_IDX=9, KEY_IDX=3	*
0x7500	R/W	SKEY_40	Shared key for BSS_IDX=10, KEY_IDX=0	*
0x7520	R/W	SKEY_41	Shared key for BSS_IDX=10, KEY_IDX=1	*
0x7540	R/W	SKEY_42	Shared key for BSS_IDX=10, KEY_IDX=2	*
0x7560	R/W	SKEY_43	Shared key for BSS_IDX=10, KEY_IDX=3	*
0x7580	R/W	SKEY_44	Shared key for BSS_IDX=11, KEY_IDX=0	*
0x75A0	R/W	SKEY_45	Shared key for BSS_IDX=11, KEY_IDX=1	*
0x75C0	R/W	SKEY_46	Shared key for BSS_IDX=11, KEY_IDX=2	*
0x75E0	R/W	SKEY_47	Shared key for BSS_IDX=11, KEY_IDX=3	*
0x7600	R/W	SKEY_48	Shared key for BSS_IDX=12, KEY_IDX=0	*
0x7620	R/W	SKEY_49	Shared key for BSS_IDX=12, KEY_IDX=1	*
0x7640	R/W	SKEY_50	Shared key for BSS_IDX=12, KEY_IDX=2	*
0x7660	R/W	SKEY_51	Shared key for BSS_IDX=12, KEY_IDX=3	*
0x7680	R/W	SKEY_52	Shared key for BSS_IDX=13, KEY_IDX=0	*
0x76A0	R/W	SKEY_53	Shared key for BSS_IDX=13, KEY_IDX=1	*
0x76C0	R/W	SKEY_54	Shared key for BSS_IDX=13, KEY_IDX=2	*
0x76E0	R/W	SKEY_55	Shared key for BSS_IDX=13, KEY_IDX=3	*
0x7700	R/W	SKEY_56	Shared key for BSS_IDX=14, KEY_IDX=0	*
0x7720	R/W	SKEY_57	Shared key for BSS_IDX=14, KEY_IDX=1	*
0x7740	R/W	SKEY_58	Shared key for BSS_IDX=14, KEY_IDX=2	*
0x7760	R/W	SKEY_59	Shared key for BSS_IDX=14, KEY_IDX=3	*
0x7780	R/W	SKEY_60	Shared key for BSS_IDX=15, KEY_IDX=0	*
0x77A0	R/W	SKEY_61	Shared key for BSS_IDX=15, KEY_IDX=1	*
0x77C0	R/W	SKEY_62	Shared key for BSS_IDX=15, KEY_IDX=2	*
0x77E0	R/W	SKEY_63	Shared key for BSS_IDX=15, KEY_IDX=3	*

WAPI PN table (extension of IV/EIV table) (offset:0x7800)

	Offset	Type	Name	Description	Initial value
	0x7800	R/W	WAPI_PN_MSB_0	Extension byte11-byte8 of WAPI PN for WCID0	*
	0x7804	R/W	WAPI_PN_MSB_0	Extension byte15-byte12 of WAPI PN for WCID0	*
D	SRT5370_V1.0	_083010		- 60 -	





Revision August 30, 2010

0x7808	R/W	WAPI_PN_MSB_1	Extension byte11-byte8 of WAPI PN for WCID1	*
0x780C	R/W	WAPI_PN_MSB_1	Extension byte15-byte12 of WAPI PN for WCID1	*
	R/W		Extension byte11-byte8 of WAPI PN for WCID2~254	*
	R/W		Extension byte15-byte12 of WAPI PN for WCID2~254	*
0x7FF8	R/W	WAPI_PN_MSB_255	Extension byte11-byte8 of WAPI PN for WCID255	*
0x7FFC	R/W	WAPI_PN_MSB_255	Extension byte15-byte12 of WAPI PN for WCID255	*

Note: Do not set WIV bit to 1 when WAPI mode is turned on.

DSRT5370_V1.0_083010 -61 Form No. : QS-073-F02 Rev. : 1 Kept by : DCC Ret. Time : 5 Years



Revision August 30, 2010

4 Descriptor and Wireless information

4.1 TXINF

3	3	3 2	2	2	2	2	2	1	
_1	() 9	7	6	5	4	3 6	5	
T x E u r s t	1	RS' [2:0	V)]	,	Q S E L	W I V	RSV[7:0]	TxPktLength[15:0]	

TXINF is prepared by host driver and used for passing information to DMA. Its size is 1 DW and put at the head of each Tx frame. Following is the detail description of each field of TXINF:

- TxBurst: force DMA transmit frame from current selected endpoint.
- NextVLD: host driver info DMA current frame is not he last frame in current Tx queue.
- QSEL[1:0]: packet buffer Q selection.

QSEL	Dest. In PBF	Function	Tx Priority
2'b00	Tx0Q	Management	Highest
2'b01	Tx1Q	HCCA	Medium
2'b10	Tx2Q	EDCA	Lowest
2'b11	N/A	N/A	N/A

- WIV: wireless information (WI) valid.
- TxPacketLength[15:0]: this field specify the frame length in unit of byte. It includes WI, 802.11 header, and payload, but TXINF is not included.

4.2 TXWI format

bit 31 bit 0

M I M O	OFDM	Reserv [2:0]		STB C [1:0]	S G I	B W	MCS[6:0]	Reserved[5:0]	TXO P [1:0]	MPDU desity [2:0]	A M P D	T S	CFAC	M M P S	
TX Packet ID[3:0] MPDU total byte count[11:0]					WCID[7:0]		BAWins	U Size[[5:0]	K	Z S E Q	A C K			
IV [31:0]															
							Ei∨[31:0]							

- FRAG: 1: to inform TKIP engine this is a fragment, so that TKIP MIC is appended by driver at the last fragment; hardware TKIP engine only need to insert IV/EIV and ICV.
- *MMPS*: 1: the remote peer is in dynamic MIMO-PS mode
- CFACK: 1: if an ACK is required to the same peer as this outgoing DATA frame, then MAC TX will send a

DSRT5370_V1.0_083010 -- No. 100.0000 Post 100.00000 Post 100.0000 Post 100.0000 Post 100.0000 Post 100.0000 Post 1



Revision August 30, 2010

single DATA+CFACK frame instead of separate ACK and DATA frames. 0: no piggyback ACK allowed for the RA of this frame.

- **TS**: 1: This is a BEACON or ProbeResponse frame and MAC needs to auto insert 8-byte timestamp after 802.11 WLAN header.
- AMPDU: this frame is eligible for AMPDU. MAC TX will aggregate subsequent outgoing frames having <same RA, same TID, AMPDU=1> whenever TXOP allows. Even there's only one DATA frame to be sent, as long as the AMPDU bit in TXWI is ON, MAC will still package it as AMPDU with implicit BAR. This adds only 4-byte AMPDU delimiter overhead into the outgoing frame and imply the response frame is a BA instead of ACK. NOTE: driver should set AMPDU=1 only after a BA session is successfully negotiated, because Block ACK is the only way to acknowledge in AMPDU case.
- **MPDU density**: 1/4usec ~ 16usec per-peer parameter used in outgoing A-MPDU. (This field complies with the "minimum MDPU Starting Spacing" of the A-MPDU parameter field of draft 1.08).

000- no restriction

001- 1/4 μsec

010- 1/2 μsec

011- 1 μsec

100- 2 usec

101- 4 μsec

110-8 µsec

111- 16 µsec

- **TXOP**: TX back off mode. 0: HT TXOP rule; 1: PIFS TX; 2: SIFS (only when previous frame exchange is successful); 3: Back off.
- "MCS/BW/ShortGI//OFDM/MIMO": TX data rate & MIMO parameters for this outgoing frame to be filled into BBP
- **ACK**: this bit informs MAC to wait for ACK or not after transmission of the frame. Event though QOD DATA frame has ACK policy in its QOS CONTROL field, MAC TX solely depends on this ACK bit to decide waiting of ACK or not.
- **NSEQ**: 1: to use the special h/w SEQ number register in MAC block.
- **BA window size**: tell MAC the maximum number of to-be-BAed frames is allowed of the RA (RA's BA reordering buffer size)
- WCID (Wireless Client Index): lookup result of ADDR1 in the peer table (255=not found). This index is also used to find all the attributes of the wireless peer (e.g. TX rate, TX power, pair-wise KEY, IV, EIV,). This index has consistent meaning in both driver and hardware.
- *MSDU total byte count:* total length of this frame.
- **Packet ID:** as a cookie specified by driver and will be latched into the TX result register stack. Driver use this field to identify special frame's TX result.
- *IV*: used by encryption engine.
- **EIV**: used by encryption engine.

DSRT5370_V1.0_083010 -63-Form No. : QS-073-F02 Rev. : 1 Kept by : DCC Ret. Time : 5 Years



Revision August 30, 2010

4.3 RXWI format

k	oit 31										bit 0				
	TII [3:0	_								J total byte int[11:0]	UDF [2:0]	BSS idx [2:0]	Key idx [1:0]	WCI	D[7:0]
	PHY mode [1:0]	RSV [2:0]	1	S G I	B W	MCS[6:0]		SN[′	11:0]		FN[3:0]				
	RSV[7:0]				RSV[7:0] RSSI_2[7:0]			SI_1[7:	0]	RSSI_	_0[7:0]				
			RS	SV	[15	5:0]	SNF	R_1[7:	0]	SNR_	0[7:0]				

- **WCID**: index of ADDR2 in the pair wise KEY table. This value uniquely identifies the TA. WCID=255 means not found.
- KEY Index: 0~3 extracted from IV field. For driver reference only, no particular usage so far.
- BSSID index: 0~7 for BSSID0~7. Extract from 802.11 header (the last three bits of BSSID field).
- *UDF*: User Defined Field.
- MPDU total byte count: the entire MPDU length.
- TID: extracted from 802.11 QOS control field.
- FN: fragment number of the received MPDU. Extract from 802.11 header.
- **SN**: sequence number of the received MPDU. Used for BA re-ordering especially that AMSDU are auto segregated by hardware and lost the 802.11 header.
- "MCS/BW/SGI/PHYmode": RX data rate & related MIMO parameters of this frame got from PLCP header. See next section for the detail.
- RSSIO, RSSI1, RSSI2: BBP reported RSSI information of the received frame.
- SNRO, SNR1: BBP reported SNR information of the received frame.

4.4 Brief PHY rate format and definition

A 16-bit brief PHY rate is used in MAC hardware.

It is the same PHY rate field described in TXWI and RXWI.

Bit	Name	Description
15:14	PHY MODE	Preamble mode
		0: Legacy CCK, 1: Legacy OFDM,
		2: HT mix mode, 3: HT green field
13:11		Reserved
10:9	STBC	STBC, only support for HT mode
		0: no STBC
		1: STBC (only support STBC in HT mode MCS=0~7)
		2, 3: reserved for future use
8	SGI	Short Guard Interval, only support for HT mode
		0: 800ns, 1: 400ns

DSRT5370_V1.0_083010 -64-Form No.: QS-073-F02 Rev.: 1 Kept by: DCC Ret. Time: 5 Years





Revision August 30, 2010

7	BW	Bandwidth. Support both legacy and HT modes	
		40Mhz in legacy mode means duplicate legacy	
		0: 20Mhz, 1: 40Mhz	
6:0	MCS	Modulation Coding Scheme	

Table. Brief PHY rate format

MODE = Legacy CC	K					
MCS = 0	Long Preamble CCK 1Mbps					
MCS = 1	ong Preamble CCK 2Mbps					
MCS = 2	Long Preamble CCK 5.5Mbps					
MCS = 3	Long Preamble CCK 11Mbps					
MCS = 8	Short Preamble CCK 1Mbps (illegal rate)					
MCS = 9	Short Preamble CCK 2Mbps					
MCS = 10	Short Preamble 5.5Mbps					
MCS = 11	Short Preamble 11Mbps					
Other MCS codes a	re reserved in legacy CCK mode.					
BW and SGI are res	erved in legacy CCK mode.					
MODE = Legacy OF	DM					
MCS = 0	6Mbps					
MCS = 1	9Mbps					
MCS = 2	12Mbps					
MCS = 3	18Mbps					
MCS = 4	24Mbps					
MCS = 5	36Mbps					
MCS = 6	48Mbps					
MCS = 7	54Mbps					

Other MCS code in legacy CCK mode are reserved

When BW = 1, duplicate legacy OFDM is sent.

SGI are reserved in legacy OFDM mode.

MODE = HT mix mo	MODE = HT mix mode / HT green field					
MCS = 0 (1S)	(BW=0, SGI=0) 6.5Mbps					
MCS = 1 (1S)	(BW=0, SGI=0) 13Mbps					
MCS = 2 (1S)	(BW=0, SGI=0) 19.5Mbps					
MCS = 3 (1S)	(BW=0, SGI=0) 26Mbps					
MCS = 4 (1S)	(BW=0, SGI=0) 39Mbps					
MCS = 5 (1S)	(BW=0, SGI=0) 52Mbps					
MCS = 6 (1S)	(BW=0, SGI=0) 58.5Mbps					
MCS = 7 (1S)	(BW=0, SGI=0) 65Mbps					
MCS = 32	(BW=1, SGI=0) HT duplicate 6Mbps					

DSRT5370_V1.0_083010 - 65 - Form No. : QS-073-F02 Rev. : 1 Kept by : DCC Ret. Time : 5 Years





Revision August 30, 2010

When BW=1, PHY_RATE = PHY_RATE * 2

When SGI=1, PHY_RATE = PHY_RATE * 10/9

The effects of BW and SGI are accumulative.

When MCS=0~7(1S), SGI option is supported. BW option is supported.

When MCS=32, only SGI option is supported. BW option are not supported. (BW =1)

Other MCS code in HT mode are reserved

DSRT5370_V1.0_083010 - 6
Form No. : QS-073-F02 Rev. : 1 Kept by : DCC Ret. Time : 5 Years






Revision August 30, 2010

5 Package Information

52LD QFN (7.5x5.7mm)







Revision August 30, 2010

Symbol	Dimension in mm			Dimension in inch		
	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.80	0.85	0.90	0.031	0.033	0.035
A1	0.00	0.02	0.05	0.000	0.001	0.002
А3	0.20 REF			0.008 REF		
b	0.15	0.20	0.25	0.006	0.008	0.010
D	7.40	7.50	7.60	0.291	0.295	0.299
E	5.60	5.70	5.80	0.220	0.224	0.228
D2	5.35	5.50	5.65	0.211	0.217	0.222
E 2	4.21	4.36	4.51	0.166	0.172	0.178
е	0.40 BSC			0.016 BSC		
L	0.30	0.40	0.50	0.012	0.016	0.020
K	0.20			0.008		
R	0.075			0.003		
aaa	0.10			0.004		
bbb	0.07			0.003		
ccc	0.10			0.004		
ddd	0.05			0.002		
eee	0.08			0.003		
fff	0.10			0.004		

NOTE:

1. CONTROLLING DIMENSION: MILLIMETER

DSRT5370_V1.0_083010 - 68 -Form No. : QS-073-F02 Rev.: 1 Kept by: DCC Ret. Time: 5 Years









Revision August 30, 2010

6 Revision History

Rev	Date	From	Description
1.0	2010/8/30	Yuchun Lin	Initial Release

This product is not designed for use in medical, life support applications. Do not use this product in these types of equipments or applications. This document is subject to change without notice and Ralink assumes no responsibility for any inaccuracies that nay be contained in this document. Ralink reserves the right to make change in the products to improve function, performance, reliability, and to attempt to supply the best product possible.

DSRT5370_V1.0_083010 - 69 -