DM&P

M6117D SYSTEM ON CHIP

SCHEMATIC SHEETS EXAMPLES

REV 1.0

September 24,1998

THE INFORMATION CONTAINED IN THESE SCHEMATIC SHEET IS
PRELIMINARY AND SUBJECT TO CHANGE WITHOUT NOTICE.
(DM&P)JAN YIN CHAN BEARS NO RESPONSIBLITY FOR ANY ERRORS
IN THESE SCHEMATIC SHEETS.

FILENAME DESCRIPTION

SOC1_1.SCH : M6117D MODE LIBRARY DESCRIPTION
SOC1_2.SCH : M6117C MODE LIBRARY DESCRIPTION
SOC2_1.SCH : MINIMUM COMPONENT FOR M6117D
SOC2_2.SCH : MINIMUM COMPONENT FOR M6117D + ISA INTERFACE
SOC3_1.SCH : M6117D KERNEL + K.B./PS2 MOUSE + SPEAKER
SOC3_2.SCH : DRAM INTERFACE
SOC3_3.SCH : ISA BUS , PC/104 , IDE INTERFACE
SOC3_4.SCH : PROGRAMABLE CHIP SELECT SCHEMATIC EXAMPLES(GPCS0..1)
SOC3_5.SCH : GENERAL PURPOSE I/O SCHEMATIC EXAMPLES (GPO..15)
SOC3_6.SCH : SERIAL INTERFACE
SOC3_7.SCH : ETHERNET INTERFACE (RTL8019AS)
SOC4_1.SCH : SINGLE CHIP PC
SOC4_2.SCH : SINGLE CHIP PC CONNECTOR
SOC5_1.SCH : DELVLOPMENT DEMO BOARD FOR "SINGLE CHIP PC"
SOC5_2.SCH : DELVLOPMENT DEMO BOARD MULTI I/O (ALI M5113)
SOC5_3.SCH : DELVLOPMENT DEMO BOARD DiskOnChip/ROM/FLASHDISK
SOC5_4.SCH : DELVLOPMENT DEMO BOARD VGA CONTROLLER (HMC HM86508)
SOC5_5.SCH : DELVLOPMENT DEMO BOARD VGA DRAM + LCD INTERFACE

REVISION HISTORY

REV 1.0 : RELEASE. 9/24/1998

HARDWARE CONFIGURATION:

DACK0 : PULL LO -- M6117D MODE , PULL HI -- M6117C MODE.
DACK1 : (INTERBNAL PULL HI)
DACK2 : PULL LO -- EXTERNAL RTC ,PULL HI -- INTERNAL RTC.
DACK3 : MUST BE PULLED HI (INTERNAL ALREADY PULL HI)
DACK5 : MUST BE PULLED LO
DACK6 : MUST BE PULLED HI (INTERNAL ALREADY PULL HI)
DACK7 : (INTERNAL PULL HI)
KBSJ : MUST BE PULLED LO
TC : MUST BE PULLED LO
AEN : MUST BE PULLED HI

LINK
SOC1_1.SCH
SOC1_2.SCH
SOC2_1.SCH
SOC2_2.SCH
SOC3_1.SCH
SOC3_2.SCH
SOC3_3.SCH
SOC3_4.SCH
SOC3_5.SCH
SOC3_6.SCH
SOC3_7.SCH
SOC4_1.SCH
SOC4_2.SCH
SOC5_1.SCH
SOC5_2.SCH
SOC5_3.SCH
SOC5_4.SCH
SOC5_5.SCH

(DM&P) JAN YIN CHAN ELECTRONICS CO.LTD.
AUTHORS : GentleCHAN.

Title: M6117D EXAMPLE SCHEMATIC INDEX

Size	Document Number	Rev
B	SOC.SCH(SYSTEMONCHIP)	1.0

Date: Thursday, May 09,2002 Sheet 1 of 19