

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

DESCRIPTION

This is a family of 1048576-word by 16-bit dynamic RAMS, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer metal process combined with twin-well CMOS technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

FEATURES

	RAS	CAS	Address	ŌĒ		Power
Type Name	access	access	access	access	Cycle	dissipa-
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	time (max.ns)	time (max.ns)	cess access time (max.ns) access time (max.ns) time (min.ns) time (min.ns) time (ty 3 25 13 90 3	tion (typ.mW)		
M5M416160CXX-5,-5S	50	13	25	13	90	540
M5M416160CXX-6,-6S	60	15	30	15	110	430
M5M416160CXX-7,-7S	70	20	35	20	130	385

XX=J, TP

- Standard 42 pin SOJ, 50 pin TSOP
- Single 5.0V ± 10% supply
- Low stand-by power dissipation
 5.5mW(Max).....CMOS Input level
- Low operating power dissipation

M5M416160Cxx-5,-5S	. 660.0mW	(Max)
M5M416160Cxx-6,-6S	. 525.0mW	(Max)
M5M416160Cxx-7,-7S	. 470.0mW	(Max)

- Fast-page mode, Read-modify-write, RAS-only refresh CAS before RAS refresh, Hidden refresh capabilities
- \bullet Early-write mode and $\overline{\text{OE}}$ to control output buffer impedance
- · All inputs, outputs TTL compatible and low capacitance
- 4096 refresh cycles every 64ms (A₀ ~ A₁₁)
 - $\ensuremath{^*}$: Applicable to self refresh version (M5M416160CJ,TP-5S,-6S,
 - -7S :option) only

APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT


PIN DESCRIPTION

Pin name	Function
A ₀ ~ A ₁₁	Address inputs
DQ ₁ ~ DQ ₁₆	Data inputs / outputs
RAS	Row address strobe input
UCAS	Upper byte control column address strobe input
LCAS	Lower byte control column address strobe input
W	Write control input
OE	Output enable input
V _{CC}	Power supply (+5.0V)
V _{SS}	Ground (0V)





FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM



FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


FUNCTION

The M5M416160CJ, TP provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., fast page mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation			Inputs			Input/	Output
Operation	RAS	LCAS	UCAS	W	ŌĒ	DQ ₁ ~DQ ₈	DQ ₉ ~DQ ₁₆
Lower byte read	ACT	ACT	NAC	NAC	ACT	DOUT	OPN
Upper byte read	ACT	NAC	ACT	NAC	ACT	OPN	DOUT
Word read	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
Lower byte write	ACT	ACT	NAC	ACT	NAC	DIN	DNC
Upper byte write	ACT	NAC	ACT	ACT	NAC	DNC	DIN
Word write	ACT	ACT	ACT	ACT	NAC	DIN	DIN
RAS-only refresh	ACT	NAC	NAC	DNC	DNC	OPN	OPN
Hidden refresh	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
CAS before RAS refresh	ACT	ACT	ACT	DNC	DNC	OPN	OPN
Stand-by	NAC	DNC	DNC	DNC	DNC	OPN	OPN

Note: ACT: active, NAC: nonactive, DNC: don't care, VLD: valid, IVD: invalid, APD: applied, OPN: open





FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		-1 ~ 7	V
VI	Input voltage	With respect to V _{SS}	-1 ~ 7	V
Vo	Output voltage		-1 ~ 7	V
I _O	Output current		50	mA
P _d	Power dissipation	Ta = 25°C	1000	mW
T _{opr}	Operating temperature		0 ~ 70	°C
T _{stg}	Storage temperature		-65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS

(Ta = 0 ~ 70°C, unless otherwise noted) (Note 1)

Symbol	Parameter			Unit	
Symbol	Falantete	Min	Nom	Max	Offic
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		6.0	V
V _{IL}	Low-level input voltage, all inputs	-1		0.8	V

Note 1: All voltage values are with respect to V_{SS}.





FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

ELECTRICAL CHARACTERISTICS

(Ta = 0 ~ 70°C, V_{CC} = 5.0V \pm 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter		Test conditions		Limits		Unit			
Symbol	Falametei		rest conditions	Min	Тур	Max	Offic			
V _{OH}	High-level output voltage		I _{OH} = -5mA	2.4		V _{CC}	V			
V _{OL}	Low-level output voltage		I _{OL} = 4.2mA	0		0.4	V			
loz	Off-state output current		Q floating 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μΑ			
II	Input current		$0V \le V_{IN} \le 6V$, Other inputs pins = $0V$	-10		10	μA			
	Average supply current	M5M416160C-5,-5S	RAS, CAS cycling			120				
I _{CC1(AV)}	from V _{CC} operating	M5M416160C-6,-6S	$t_{RC} = t_{WC} = min.$			95	mA			
	(Note 3,4,5)	M5M416160C-7,-7S	output open			85				
			RAS = CAS = V _{IH} , output open			2				
I _{CC2}	Supply current from V _{CC} , stand-by	(Note 6)	RAS = CAS ≥ V _{CC} -0.2V			1	mA			
			output open			0.3*				
	Average supply current	M5M416160C-5,-5S	RAS cycling, CAS = V _{IH}			120				
I _{CC3 (AV)}	from V _{CC} refreshing	M5M416160C-6,-6S	t _{RC} = min.			95	mA			
,	(Note 3,5)	M5M416160C-7,-7S	output open			85				
	Average supply current	M5M416160C-5,-5S	RAS = V _{IL} , CAS cycling			80				
I _{CC4 (AV)}	from V _{CC} Fast-page-mode	M5M416160C-6,-6S	t _{PC} = min.			70	mA			
	(Note 3,4,5)	M5M416160C-7,-7S	output open			65				
	Average supply current from V _{CC}	M5M416160C-5,-5S	CAS before RAS refresh cycling			120				
I _{CC6 (AV)}	CAS before RAS refresh mode	M5M416160C-6,-6S	t _{RC} = min.			95	mA			
	(Note 3)	M5M416160C-7,-7S	output open			85				
I _{CC8(AV)} *	Average supply current from V _{CC} Extended-refresh cycle (Note 6)	M5M416160C (S)	$\begin{split} & \text{Stand-by:} \\ & \overline{\text{RAS}} \ge \text{V}_{\text{CC}} - 0.2\text{V} \\ & \overline{\text{CAS}} \ge \text{V}_{\text{CC}} - 0.2\text{V} \text{ or } \overline{\text{CAS}} \le 0.2\text{V} \\ & \overline{\text{CAS}} \ge \text{V}_{\text{CC}} - 0.2\text{V} \text{ or } \overline{\text{CAS}} \le 0.2\text{V} \text{ or } \\ & \overline{\text{CAS}} \text{ before } \overline{\text{RAS}} \text{ refresh:} \\ & \overline{\text{RAS}} \text{ cycling } \overline{\text{CAS}} \le 0.2\text{V} \text{ or } \\ & \overline{\text{CAS}} \text{ before } \overline{\text{RAS}} \text{ refresh cycling } \\ & \overline{\text{W}} \le 0.2\text{V} \text{ or } \ge \text{V}_{\text{CC}} - 0.2\text{V} \\ & \overline{\text{OE}} \le 0.2\text{V} \text{ or } \ge \text{V}_{\text{CC}} - 0.2\text{V} \\ & \overline{\text{A0}} - \overline{\text{A1}} \le 0.2\text{V} \text{ or } \ge \text{V}_{\text{CC}} - 0.2\text{V} \\ & \overline{\text{DQ}} = \text{open, } t_{RC} = 125 \mu \text{s,} \\ & t_{RAS} = t_{RASmin} \sim 1 \mu \text{s} \end{split}$			600	μΑ			
I _{CC9(AV)} *	Average supply current from V _{CC} Self-refresh cycle	M5M416160C (S)	RAS = CAS ≤ 0.2V			400	μΑ			

- Note 2: Current flowing into an IC is positive, out is negative.
 - 3: I_{CC1(AV)}, I_{CC3(AV)} and I_{CC4(AV)} are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.
 - 4: I_{CC1(AV)} and I_{CC4(AV)} are dependent on output loading. Specified values are obtained with the output open.
 - 5: Column Address can be changed once or less while RAS = V_{IL} and LCAS/UCAS = V_{IH}.

CAPACITANCE

(Ta = 0 ~ 70°C, V_{CC} = 5.0V \pm 10%, V_{SS} = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions			Unit	
Symbol	r alametei	rest conditions	Min	Тур	Max 5 7 7 7 7 7 7	Offic
C _{I (A)}	Input capacitance, address inputs				5	pF
C _{I (OE)}	Input capacitance, OE input				7	pF
C _{I (W)}	Input capacitance, write control input	V _I = V _{SS} f = 1MHz			7	pF
C _{I (RAS)}	Input capacitance, RAS input	$V_1 = 25$ mVrms			7	pF
C _{I (CAS)}	Input capacitance, CAS input				7	pF
C _{I/O}	Input/Output capacitance, data ports				7	pF





FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

SWITCHING CHARACTERISTICS

(Ta = 0 ~ 70°C, V_{CC} = 5.0V \pm 10%, V_{SS} = 0V, unless otherwise noted, see notes 6, 13, 14)

			Limits						
Symbol	Symbol Parameter		M5M4161	M5M416160C-5,-5S M5M4161600		60C-6,-6S	M5M4161	60C-7,-7S	Unit
			Min	Max	Min	Max	Min	Max	
t _{CAC}	Access time from CAS	(Note 7, 8)		13		15		20	ns
t _{RAC}	Access time from RAS	(Note 7, 9)		50		60		70	ns
t _{AA}	Column address access time	(Note 7, 10)		25		30		35	ns
t _{CPA}	Access time from CAS precharge	(Note 7, 11)		30		35		40	ns
t _{OEA}	Access time from OE	(Note 7)		13		15		20	ns
t _{CLZ}	Output low impedance time from CAS low	(Note 7)	5		5		5		ns
t _{OFF}	Output disable time after CAS high	(Note 12)	0	13	0	15	0	15	ns
t _{OEZ}	Output disable time after OE high	(Note 12)	0	13	0	15	0	15	ns

Note 6: An initial pause of 500 μs is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock such as RAS-Only refresh).

Note the RAS may be cycled during the initial pause. And any 8 RAS or RAS/CAS cycles are required after prolonged periods (greater than 64ms) of RAS inactivity before proper device operation is achieved.

- 7: Measured with a load circuit equivalent to $V_{OH} = 2.4V$ ($I_{OH} = -5mA$) / $V_{OL} = 0.4V$ ($I_{OL} = 4.2mA$) load 100pF. The reference levels for measuring of output signals are 2.0V (V_{OH}) and 0.4V (V_{OL}).
- 8: Assumes that $t_{RCD} \ge t_{RCD(max)}$ and $t_{ASC} \ge t_{ASC(max)}$.
- 9: Assumes that $t_{RCD} \le t_{RCD(max)}$ and $t_{RAD} \le t_{RAD(max)}$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by amount that t_{RCD} exceeds the value shown.
- 10: Assumes that $t_{RAD} \ge t_{RAD(max)}$ and $t_{ASC} \le t_{ASC(max)}$.
- 11: Assumes that $t_{CP} \le t_{CP(max)}$ and $t_{ASC} \ge t_{ASC(max)}$
- 12: $t_{OFF(max)}$ and $t_{OEZ(max)}$ defines the time at which the output achieves the high impedance state ($l_{OUT} \le l \pm 10 \ \mu A$]) and is not reference to $V_{OH(min)}$ or $V_{OL(max)}$.





FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast-Page Mode Cycles)

(Ta = 0 ~ 70°C, V_{CC} = 5.0V \pm 10%, V_{SS} = 0V, unless otherwise noted. see notes 13, 14)

					Li	mits			
Symbol	Parameter		M5M416	160C-5,-5S	M5M416	160C-6,-6S	M5M4161	60C-7,-7S	Unit
			Min	Max	Min	Max	Min	Max	
t _{REF}	Refresh cycle time			64		64		64	ms
t _{REF} *	Refresh cycle time			128		128		128	ms
t _{RP}	RAS high pulse width		30		40		50		ns
t _{RCD}	Delay time, RAS low to CAS low	(Note 15)	18	37	20	45	20	50	ns
t _{CRP}	Delay time, CAS high to RAS low		10		10		10		ns
t _{RPC}	Delay time, RAS high to CAS low		0		0		0		ns
t _{CPN}	CAS high pulse width		10		10		10		ns
t _{RAD}	Column address delay time from RAS low	(Note 16)	13	25	15	30	15	35	ns
t _{ASR}	Row address setup time before RAS low		0		0		0		ns
t _{ASC}	Column address setup time before CAS low	(Note 17)	0	10	0	10	0	10	ns
t _{RAH}	Row address hold time after RAS low		8		10		10		ns
t _{CAH}	Column address hold time after CAS low		13		15		15		ns
t _{DZC}	Delay time, data to CAS low	(Note 18)	0		0		0		ns
t _{DZO}	Delay time, data to OE low	(Note 18)	0		0		0		ns
t _{CDD}	Delay time, CAS high to data	(Note 19)	13		15		15		ns
t _{ODD}	Delay time, OE high to data	(Note 19)	13		15		15		ns
t _T	Transition time	(Note 20)	1	50	1	50	1	50	ns

Note 13: The timing requirements are assumed $t_T = 5$ ns.

- 14: V_{IH(min)} and V_{IL(max)} are reference levels for measuring timing of input signals.
- 15: $t_{RCD(max)}$ is specified as a reference point only. If t_{RCD} is less than $t_{RCD(max)}$, access time is t_{RAC} . If t_{RCD} is greater than $t_{RCD(max)}$, access time is controlled exclusively by t_{CAC} or t_{RAL} . $t_{RCD(min)}$ is specified as $t_{RCD(min)} = t_{RAH(min)} + 2t_T + t_{ASC(min)}$.
- 16: $t_{RAD(max)}$ is specified as a reference point only. If $t_{RAD} \ge t_{RAD(max)}$ and $t_{ASC} \le t_{ASC(max)}$, access time is controlled exclusively by t_{AA} .
- 17: t_{ASC(max)} is specified as a reference point only. If t_{RCD} ≥ t_{RCD(max)} and t_{ASC} ≥ t_{ASC(max)}, access time is controlled exclusively by t_{CAC}.
- 18: Either t_{DZC} or t_{DZO} must be satisfied.
- 19: Either t_{CDD} or t_{ODD} must be satisfied.
- 20: t_T is measured between $V_{IH(min)}$ and $V_{IL(max)}$.

Read and Refresh Cycles

					Lin	nits			
Symbol	Parameter	Parameter		M5M416160C-5,-5S		M5M416160C-6,-6S		M5M416160C-7,-7S	
			Min	Max	Min	Max	Min	Max	
t _{RC}	Read cycle time		90		110		130		ns
t _{RAS}	RAS low pulse width		50	10000	60	10000	70	10000	ns
t _{CAS}	CAS low pulse width		13	10000	15	10000	20	10000	ns
t _{CSH}	CAS hold time after RAS low		50		60		70		ns
t _{RSH}	RAS hold time after CAS low		13		15		20		ns
t _{RCS}	Read setup time before CAS low		0		0		0		ns
t _{RCH}	Read hold time after CAS high	(Note 21)	0		0		0		ns
t _{RRH}	Read hold time after RAS high	(Note 21)	10		10		10		ns
t _{RAL}	Column address to RAS hold time		25		30		35		ns
t _{OCH}	CAS hold time after OE low		13		15		20		ns
t _{ORH}	RAS hold time after OE low		13		15		20		ns

Note 21: Either $t_{\mbox{\scriptsize RCH}}$ or $t_{\mbox{\scriptsize RRH}}$ must be satisfied for a read cycle.





FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Write Cycle (Early Write and Delayed Write)

				Lir	nits			
Symbol	Parameter	M5M416	160C-5,-5S	M5M4161	60C-6,-6S	M5M416160C-7,-7S		Unit
		Min	Max	Min	Max	Min	Max	
t _{WC}	Write cycle time	90		110		130		ns
t _{RAS}	RAS low pulse width	50	10000	60	10000	70	10000	ns
t _{CAS}	CAS low pulse width	13	10000	15	10000	20	10000	ns
t _{CSH}	CAS hold time after RAS low	50		60		70		ns
t _{RSH}	RAS hold time after CAS low	13		15		20		ns
t _{WCS}	Write setup time before CAS low (Note 23)	0		0		0		ns
t _{WCH}	Write hold time after CAS low	8		10		15		ns
t _{CWL}	CAS hold time after W low	13		15		20		ns
t _{RWL}	RAS hold time after W low	13		15		20		ns
t _{WP}	Write pulse width	8		10		15		ns
t _{DS}	Data setup time before $\overline{\text{CAS}}$ low or $\overline{\text{W}}$ low	0		0		0		ns
t _{DH}	Data hold time after CAS low or W low	10		15		15		ns
t _{OEH}	OE hold time after W low	13		15		20		ns

Read-Write and Read-Modify-Write Cycles

			Limits						
Symbol	Parameter	M5M416	M5M416160C-5,-5S		M5M416160C-6,-6S		M5M416160C-7,-7S		
		Min	Max	Min	Max	Min	Max		
t _{RWC}	Read write/read modify write cycle time (Note 2	2) 131		155		180		ns	
t _{RAS}	RAS low pulse width	91	10000	105	10000	120	10000	ns	
t _{CAS}	CAS low pulse width	54	10000	60	10000	70	10000	ns	
t _{CSH}	CAS hold time after RAS low	91		105		120		ns	
t _{RSH}	RAS hold time after CAS low	54		60		70		ns	
t _{RCS}	Read setup time before CAS low	0		0		0		ns	
t _{CWD}	Delay time, CAS low to W low (Note 2	36		40		45		ns	
t _{RWD}	Delay time, RAS low to W low (Note 2	3) 73		85		95		ns	
t _{AWD}	Delay time, address to W low (Note 2	3) 48		55		60		ns	
t _{CWL}	CAS hold time after W low	13		15		20		ns	
t _{RWL}	RAS hold time after W low	13		15		20		ns	
t _{WP}	Write pulse width	8		10		10		ns	
t _{DS}	Data setup time before W low	0		0		0		ns	
t _{DH}	Data hold time after $\overline{\mathbb{W}}$ low	10		10		15		ns	
t _{OEH}	OE hold time after ₩ low	13		15		15		ns	

Note 22: t_{RWC} is specified as $t_{\text{RWC(min)}} = t_{\text{RAC(max)}} + t_{\text{ODD(min)}} + t_{\text{RWL(min)}} + t_{\text{RP(min)}} + 5t_{\text{T}}$.

Note 23: t_{WCS} , t_{CWD} , t_{RWD} and t_{AWD} and, t_{CPWD} are specified as reference points only. If $t_{WCS} \ge t_{WCS(min)}$ the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If $t_{CWD} \ge t_{CWD(min)}$, $t_{RWD} \ge t_{RWD(min)}$, $t_{AWD} \ge t_{AWD(min)}$ and $t_{CPWD} \ge t_{CPWD(min)}$ (for fast page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) of the DQ (at access time and until \overline{CAS} or \overline{OE} goes back to V_{IH}) is indeterminate.





FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Fast Page Mode Cycle (Read, Early Write, Read-Write, Read-Modify-Write Cycle)

(Note 24)

		Limits						
Symbol	ol Parameter		M5M416160C-5,-5S		M5M416160C-6,-6S		M5M416160C-7,-7S	
		Min	Max	Min	Max	Min	Max	
t _{PC}	Fast page mode read/write cycle time	35		40		45		ns
t _{PRWC}	Fast page mode read write/read modify write cycle time	76		85		95		ns
t _{RAS}	RAS low pulse width for read write cycle (Note 25)	85	125000	100	125000	115	125000	ns
t _{CP}	CAS high pulse width (Note 26)	8	15	10	15	10	15	ns
t _{CPRH}	RAS hold time after CAS precharge	30		35		40		ns
t _{CPWD}	Delay time, $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ low (Note 23)	53		60		65		ns

- Note 24: All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.
 - 25: $t_{RAS(min)}$ is specified as two cycles of \overline{CAS} input are performed.
 - 26: $t_{CP(max)}$ is specified as a reference point only.

CAS before RAS Refresh Cycle

(Note 27)

	Parameter	Limits						
Symbol		M5M416160C-5,-5S		M5M416160C-6,-6S		M5M416160C-7,-7S		Unit
		Min	Max	Min	Max	Min	Max	
t _{CSR}	CAS setup time before RAS low	10		10		10		ns
t _{CHR}	CAS hold time after RAS low	10		10		15		ns

Note 27: Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

SELF REFRESH SPECIFICATIONS

Self refresh devices are denoted by "S" after speed item, like -5S/-6S/-7S. The other characteristics and requirements than the below are same as normal devices.

TIMING REQUIREMENTS

(Ta = 0 ~ 70°C, V_{CC} = 5.0V \pm 10%, V_{SS} = 0V, unless otherwise noted, see notes 13, 14)

Symbol	Parameter	Limits						
		M5M416160C-5S		M5M416160C-6S		M5M416160C-7S		Unit
		Min	Max	Min	Max	Min	Max	
t _{RASS}	Self refresh RAS low pulse width	100		100		100		μs
t _{RPS}	Self refresh RAS high precharge time	90		110		130		ns
t _{CHS}	Self refresh RAS hold time	-50		-50		-50		ns






FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

SELF REFRESH ENTRY & EXIT CONDITIONS

1. In case of distributed refresh

The last / first full refresh cycles (4K) must be made within t_{NS} / t_{SN} before / after self refresh, on the condition of $t_{NS} \le 64$ ms and $t_{SN} \le 64$ ms.



2. In case of burst refresh

The last / first full refresh cycles (4K) must be made within t_{NS} / t_{SN} before / after self refresh, on the condition of t_{NS} + t_{SN} \leq 64ms.






FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Timing Diagrams Read Cycle

(Note 28)





Indicates the skew of the two inputs.




FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Upper / (Lower) Byte Read Cycle trc **tras** trp RAS **t**CRP tcsH tcrp **t**RCD **t**CAS **tcpn UCAS** (or LCAS) trec **t**CRF **t**CAH **LCAS t**RAD TRAL (or UCAS) **TRAH** tasr tasc tasr ROW COLUMN ROW A0~A11 ADDRESS ADDRESS ADDRESS trrh **trics trch** $\overline{\mathbf{W}}$ DQ1-DQ8 (or DQ9-DQ16) Hi-Z OUTPUTS Vol **tCDD** tozc **tCAC** Hi-Z **INPUTS** taa toff DQ9-DQ16 tclz (or DQ1-DQ8) Hi-Z INVALID OUTPUTS DATA VALID DATA Vol **t**RAC toez **tOEA** toch ŌĒ **t**ORH



FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Write Cycle (Early Write)








FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Upper / (Lower) Byte Write Cycle (Early Write)





FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Write Cycle (Delayed Write)






FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Upper / (Lower) Byte Write Cycle (Delayed Write) twc tRP tras RAS VIL tcsh trsh TRPC TCRP **t**CRP **t**RCD tcas **UCAS** (or LCAS) **t**RPC tcrp **t**CRP LCAS (or UCAS) <u>tas</u>r tasc **t**ASR TRAH **TCAH** ROW ROW COLUMN A0~A11 **ADDRESS** ADDRESS **ADDRESS** tcwL tRWL **tw**P $\overline{\mathbf{w}}$ twch **INPUTS** DQ1-DQ8 (or DQ9-DQ16) Hi-Z OUTPUTS tон tozc Hi-Z DATA VALID **INPUTS** DQ9-DQ16 (or DQ1-DQ8) Von-Hi-Z OUTPUTS Vol toez |←→ **t**OEH tdzo todd ŌE




FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Read-Write, Read-Modify-Write Cycle




FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Read-Upper / (Lower) Write, Read-Modify-Upper / (Lower) Write Cycle



FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


RAS-only Refresh Cycle





FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


CAS before RAS Refresh Cycle, Extended Refresh Cycle*





FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Upper / (Lower) CAS before RAS Refresh Cycle, Extended Refresh Cycle*






FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Hidden Refresh Cycle (Read)

(Note 29)




Note 29: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle.

Timing requirements and output state are the same as that of each cycle shown above.



FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Upper / (Lower) Hidden Refresh Cycle (Byte Read)




Note 29: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle. Timing requirements and output state are the same as that of each cycle shown above.





FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Fast Page Mode Read Cycle





FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Upper / (Lower) Fast Page Mode Read Cycle





FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Fast Page Mode Write Cycle (Early Write)








FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM





FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Fast Page Mode Write Cycle (Delayed Write)






FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Fast Page Mode Upper / (Lower) Byte Write Cycle (Delayed Write)



FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Fast Page Mode Read-Write, Read-Modify-Write Cycle






FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Fast Page Mode Read-Upper / (Lower) Write, Read-Modify-Upper / (Lower) Write Cycle



FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Self Refresh Cycle*



FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Upper / (Lower) Self Refresh Cycle*

