MOTOROLA SEMICONDUCTOR TECHNICAL DATA

256K x 4 Bit CMOS Dynamic RAM Page Mode, Commercial and Industrial Temperature Range

The MCM514256A is a 1.0µ CMOS high-speed dynamic random access memory. It is organized as 262,144 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM514256A requires only nine address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300 mil dual-in-line package (DIP), a 300 mil SOJ plastic package, and a 100 mil zig-zag in-line package (ZIP).

- Two Temperature Ranges: Commercial: 0°C to 70°C Industrial: - 40°C to +85°C
- · Three-State Data Output
- Fast Page Mode
- TTL-Compatible Inputs and Output
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 512 Cycle Refresh: MCM514256A = 8 ms MCM51L4256A = 64 ms
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (tRAC):

MCM514256A-70 and MCM51L4256A-70 = 70 ns (Max) MCM514256A-80 and MCM51L4256A-80 = 80 ns (Max)

· Low Active Power Dissipation:

MCM514256A-70 and MCM51L4256A-70 = 440 mW (Max) MCM514256A-80 and MCM51L4256A-80 = 385 mW (Max)


· Low Standby Power Dissipation:

MCM514256A and MCM51L4256A = 11 mW (Max), TTL Levels

MCM514256A = 5.5 mW (Max), CMOS Levels MCM51L4256A = 1.1 mW (Max), CMOS Levels

ZIG-ZAG IN-LINE **SMALL OUTLINE** CAS DQ2 DQ3 **DUAL-IN-LINE** Μď2 25 D Q ٧ss DQ0 20 D VSS DQ0 [RAS II 3 24 D CAS DO1 DQ1 4 2 19 DQ3 NCT 4 23 D NC PIN ASSIGNMENTS RAS WЦз 18 D DQ2 A10 [5 22 D A9 10 NC RAS [17 T CAS A0 12 NC [5 16 D G A2 A0 [18 15 D A8 A0 🛛 6 15 A1 [10 17 h A7 V_CC A1 [16 A2 [11 16 D A6 17 A2 13 D A6 A5 18 A5 АЗ 🛚 12 A A5 A3 🛮 12 15 A6 20 VCC [11 🛮


MCM514256A MCM51L4256A



PIN NAMES						
A0 – A8	Address Input					
DQ0 – DQ3	Data Input/Output					
G	Output Enable					
₩	Read/Write Input					
RAS	Row Address Strobe					
CAS	. Column Address Strobe					
Vcc	Power Supply (+ 5 V)					
V _{SS}	Ground					
NC	No Connection					

MOTOROLA DRAM DATA

MCM514256A • MCM51L4256A



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit	
Power Supply Voltage	Vcc	- 1 to + 7	٧	
Voltage Relative to VSS for Any Pic Except VCC	V _{in} , V _{out}	- 1 to + 7	٧	
Data Output Current		lout	50	mA
Power Dissipation		PD	600	mW
Operating Temperature Range	Commercial Industrial	TA	0 to + 70 - 40 to + 85	°C
Storage Temperature Range		T _{stg}	- 55 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuite.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V \pm 10%, TA = 0 to 70°C and - 40 to + 85°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
	V _{SS}	0	0	0	
Logic High Voltage, All Inputs	ViH	2.4	-	6.5	٧
Logic Low Voltage, All Inputs	VIL	- 1.0	_	0.8	· V

DC CHARACTERISTICS AND SUPPLY CURRENTS

Characteristic	Symbol	Min	Max	Unit	Notes
$\label{eq:VCC} V_{CC} \ Power \ Supply \ Current \\ MCM514256A-70 \ and \ MCM51L4256A-70, \ t_{RC} = 130 \ ns, \ T_A = 0 \ to \ 70^\circ C \\ MCM514256A-80 \ and \ MCM51L4256A-80, \ t_{RC} = 150 \ ns, \ T_A = 0 \ to \ 70^\circ C \\ MCM514256A-C70 \ and \ MCM51L4256A-C70, \ t_{RC} = 130 \ ns, \ T_A = -40 \ to \ +85^\circ C \\ MCM514256A-C80 \ and \ MCM51L4256A-C80, \ t_{RC} = 150 \ ns, \ T_A = -40 \ to \ +85^\circ C \\ MCM514256A-C80 \ and \ MCM51L4256A-C80, \ t_{RC} = 150 \ ns, \ T_A = -40 \ to \ +85^\circ C \\ MCM514256A-C80 \ and \ MCM51L4256A-C80, \ t_{RC} = 150 \ ns, \ T_A = -40 \ to \ +85^\circ C \\ MCM514256A-C80 \ and \ MCM51L4256A-C80, \ t_{RC} = 150 \ ns, \ T_A = -40 \ to \ +85^\circ C \\ MCM514256A-C80 \ and \ MCM51L4256A-C80, \ t_{RC} = 150 \ ns, \ T_A = -40 \ to \ +85^\circ C \\ MCM514256A-C80 \ and \ MCM51L4256A-C80, \ t_{RC} = 150 \ ns, \ T_A = -40 \ to \ +85^\circ C \\ MCM514256A-C80 \ and \ MCM51L4256A-C80, \ t_{RC} = 150 \ ns, \ T_A = -40 \ to \ +85^\circ C \\ MCM514256A-C80 \ and \ MCM51L4256A-C80, \ t_{RC} = 150 \ ns, \ T_A = -40 \ to \ +85^\circ C \\ MCM514256A-C80 \ and \ MCM51L4256A-C80, \ t_{RC} = 150 \ ns, \ T_A = -40 \ to \ +85^\circ C \\ MCM514256A-C80 \ and \ MCM51L4256A-C80, \ t_{RC} = 150 \ ns, \ T_A = -40 \ to \ +85^\circ C \\ MCM514256A-C80 \ and \ MCM51L4256A-C80, \ t_{RC} = 150 \ ns, \ T_A = -40 \ to \ +85^\circ C \\ MCM514256A-C80 \ and \ MCM51L4256A-C80, \ t_{RC} = 150 \ ns, \ T_A = -40 \ t_{RC} =$	I _{CC1}	_ _ _ _	80 70 85 75	mA	1
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{IH}) MCM514256A and MCM51L4256A, T _A = 0 to 70°C MCM514256A-C and MCM51L4256A-C, T _A = 40 to + 85°C	ICC2	=	2	mA	
$\label{eq:VCC} V_{CC} \mbox{ Power Supply Current During } \overline{\mbox{RAS-Only Refresh Cycles }} (\overline{\mbox{CAS}} = V_{ H}) $$ MCM514256A-70 \mbox{ and } MCM51L4256A-70, t_{RC} = 130 \mbox{ ns, } T_A = 0 \mbox{ to } 70^{\circ}\mbox{C} $$ MCM514256A-80 \mbox{ and } MCM51L4256A-80, t_{RC} = 150 \mbox{ ns, } T_A = 0 \mbox{ to } 70^{\circ}\mbox{C} $$ MCM514256A-C70 \mbox{ and } MCM51L4256A-C70, t_{RC} = 130 \mbox{ ns, } T_A = -40 \mbox{ to } +85^{\circ}\mbox{C} $$ MCM514256A-C80 \mbox{ and } MCM51L4256A-C80, t_{RC} = 150 \mbox{ ns, } T_A = -40 \mbox{ to } +85^{\circ}\mbox{C} $$$	ICC3	_ _ _ _	80 70 85 75	mA	1
$\begin{array}{l} V_{CC} \ \ Power \ Supply \ \ Current \ During \ Fast \ Page \ \ Mode \ \ \ Cycle \ (\overline{RAS} = V_{IL}) \\ MCM514256A-70 \ \ and \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	ICC4	_ _ _ _	60 50 65 55	mA	1, 2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{CC} - 0.2 V) MCM514256A, T _A = 0 to 70°C and MCM514256A·C, T _A = - 40 to + 85°C MCM51L4256A, T _A = 0 to 70°C MCM51L4256A·C, T _A = - 40 to + 85°C	ICC5		1.0 200 400	mA μA μA	
$\label{eq:VCC} \begin{tabular}{ll} V_{CC} Power Supply Current During \overline{CAS} Before \overline{RAS} Refresh Cycle $$MCM514256A-70$ and $MCM51L4256A-70$, t_{RC} = 130 ns, t_{A} = 0 to 70°C $$MCM514256A-80$ and $MCM51L4256A-80$, t_{RC} = 150 ns, t_{A} = 0 to 70°C $$MCM514256A-C70$ and $MCM51L4256A-C70$, t_{RC} = 130 ns, t_{A} = -40 to +85°C $$MCM514256A-C80$ and $MCM51L4256A-C80$, t_{RC} = 150 ns, t_{A} = -40 to +85°C $$MCM514256A-C80$, t_{RC} = 150 ns, t_{A} = -40 to +85°C $$MCM514256A-C80$, t_{RC} = 150 ns, t_{A} = -40 to +85°C $$MCM514256A-C80$, t_{RC} = 150 ns, t_{A} = -40 to +85°C $$MCM514256A-C80$, t_{RC} = 150 ns, t_{A} = -40 to +85°C $$MCM514256A-C80$, t_{RC} = 150 ns, t_{A} = -40 to +85°C $$MCM514256A-C80$, t_{RC} = 150 ns, t_{A} = -40 to +85°C $$MCM514256A-C80$, t_{RC} = 150 ns, t_{A} = -40 to +85°C $$MCM514256A-C80$, t_{RC} = 150 ns, t_{A} = -40 to +85°C $$MCM514256A-C80$, t_{RC} = 150 ns, t_{A} = -40 to +85°C $$MCM514256A-C80$, t_{RC} = 150 ns, t_{A} = -40 to +85°C $$MCM514256A-C80$, t_{RC} = 150 ns, t_{A} = -40 to +85°C $$MCM514256A-C80$, t_{RC} = 150 ns, t_{A} = -40 to +85°C $$MCM514256A-C80$, t_{RC} = 150 ns, t_{A} = -40 to +85°C $$MCM514256A-C80$, t_{RC} = 150 ns, t_{A} = -40 to +85°C $$MCM514256A-C80$, t_{RC} = 150 ns, t_{A} = -40 to +85°C $$MCM514256A-C80$, t_{RC} = 150 ns, t_{A} = -40 to +85°C $$MCM514256A-C80$, t_{RC} = 150 ns, t_{A} = -40 to +85°C $$MCM514256A-C80$, t_{RC} = 150 ns, t_{A} = -40 to +85°C $$MCM514256A-C80$, t_{A} = -40 to +85°C $$MCM5142$	ICC6	_ _ _ _	80 70 85 75	mA	1
V_{CC} Power Supply Current, Battery Backup Mode (t _{RC} = 125 μs, t _{RAS} = 1 μs, \overline{CAS} = \overline{CAS} Before \overline{RAS} Cycle or 0.2 V, A0 – A9, \overline{W} , D = V_{CC} – 0.2 V or 0.2 V) MCM51L4256A, T_A = 0 to 70°C MCM51L4256A-C, T_A = – 40 to + 85°C	ICC5		300 500	μА	1
Input Leakage Current (0 V ≤ V _{in} ≤ 6.5 V)	llkg(l)	-10	10	μА	
Output Leakage Current (CAS = V _{IH} , 0 V ≤ V _{Out} ≤ 5.5 V, Output Disable)	l _{lkg(O)}	-10	10	μА	
Output High Voltage (IOH = - 5 mA)	VoH	2.4	_	٧	
Output Low Voltage (IOL = 4.2 mA)	VOL		0.4	V	

NOTES:

- 1. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 2. Measured with one address transition per page mode cycle.

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Max	Unit
Input Capacitance A0 – A8	C _{in}	5	рF
G, RAS, CAS, W		7	
I/O Capacitance (CAS = V _{IH} to Disable Output) DQ0 – DQ3	C _{out}	7	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = 1 \Delta t/\Delta V$.

MOTOROLA DRAM DATA

MCM514256A • MCM51L4256A

AC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V \pm 10%, TA = 0 to 70°C and – 40 to + 85°C, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symbol		MCM514256A-70 MCM51L4256A-70		MCM514256A-80 MCM51L4256A-80			
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	130	_	150		ns	5
Read-Write Cycle Time	tRELREL.	tRMW	185	-	205	_	ns	5
Fast Page Mode Cycle Time	†CELCEL	tPC	40		45	_	ns	
Fast Page Mode Read-Write Cycle Time	†CELCEL	tPRMW	95	_	100	_	ns	
Access Time from RAS	†RELQV	^t RAC	_	70	_	80	ns	6, 7
Access Time from CAS	†CELQV	†CAC	_	20	_	20	ns	6, 8
Access Time from Column Address	tAVQV	tAA		35	_	40	ns	6, 9
Access Time from CAS Precharge	^t CEHQV	^t CPA		35	_	40	ns	6
CAS to Output in Low-Z	†CELQX	^t CLZ	0	_	0	–	ns	6
Output Buffer and Turn-Off Delay	[†] CEHQZ	tOFF	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t _T	tΤ	3	50	3	50	ns	
RAS Precharge Time	†REHREL	tRP	50		60		ns	
RAS Pulse Width	†RELREH	t _{RAS}	70	10,000	80	10,000	กร	
RAS Pulse Width (Fast Page Mode)	^t RELREH	tRASP	70	100,000	80	100,000	ns	
RAS Hold Time	tCELREH	tRSH	20		20	<u> </u>	ns	
RAS Hold Time from CAS Precharge (Page Mode Cycle Only)	tCELREH	tRHCP	35	_	40	_	ns	
CAS Hold Time	†RELCEH	^t CSH	70	<u> </u>	80		ns	
CAS Pulse Width	†CELCEH	tCAS	20	10,000	20	10,000	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	50	20	60	ns	11
RAS to Column Address Delay Time	[†] RELAV	^t RAD	15	35	15	40	ns	12
CAS to RAS Precharge Time	†CEHREL	^t CRP	5		5	_	ns	
CAS Precharge Time	†CEHCEL	^t CPN	10	_	10		ns	
CAS Precharge Time (Page Mode Cycle Only)	^t CEHCEL	tCP	10		10	_	ns	
Row Address Setup Time	†AVREL	tASR	0		0		ns	
Row Address Hold Time	^t RELAX	^t RAH	10	_	10		ns	
Column Address Setup Time	†AVCEL	tASC	0	_	0	T - "	ns	

NOTES:

(continued

- 1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- 5. The specifications for t_{RC} (min) and t_{RMW} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C and − 40 to + 85°C) is ensured.
- 6. Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that tRCD ≤ tRCD (max).
- 8. Assumes that t_{RCD} ≥ t_{RCD} (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 10. topp (max) and/or toz (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAD} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.

MOTOROLA DRAM DATA

READ, WRITE, AND READ-WRITE CYCLES (Continued)


	Symbol MCM51L4				1256A-80 4256A-80			
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Column Address Hold Time	†CELAX	t _{CAH}	15	_	15	_	กร	
Column Address Hold Time Referenced to RAS	†RELAX	^t AR	55		60	_	กร	
Column Address to RAS Lead Time	[‡] AVREH	tRAL	35		40	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	ns	
Read Command Hold Time	tCEHWX	†RCH	0	_	0	_	กร	13
Read Command Hold Time Referenced to RAS	tREHWX	tRRH	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	†WCH	15	_	15	_	ns	
Write Command Hold Time Referenced to RAS	^t RELWH	twcr	55		60	_	ns	
Write Command Pulse Width	twlwh	tWP	15	_	15	_	ns	
Write Command to RAS Lead Time	twlreh	tRWL	20	_	20	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20	_	20		ns	
Data in Setup Time	^t DVCEL	tDS	0	_	0	_	ns	14
Data in Hold Time	^t CELDX	t _{DH}	15		15	_	ns	14
Data in Hold Time Referenced to RAS	tRELDX	†DHR	55	_	60	_	ns	
Refresh Period MCM514256A MCM51L4256A	†RVRV	^t RFSH	_	8 64	_ _	8 64	ms	
Write Command Setup Time	tWLCEL	twcs	0	-	0	_	ns	15
CAS to Write Delay	^t CELWL	tcwD	50	_	50	_	ns	15
RAS to Write Delay	^t RELWL	tRWD	100	_	110	_	ns	15
Column Address to Write Delay Time	tAVWL	tAWD	65	_	70	_	ns	15
CAS Precharge to Write Delay	^t CEHWL	tCPWD	65	-	70	-	ns	15
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	tCSR	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	†RELCEH	tCHR	15		15		ns	
RAS Precharge to CAS Active Time	[†] REHCEL	^t RPC	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	[†] CEHCEL	†CPT	40	_	40	_	ns	
RAS Hold Time Referenced to G	^t GLREH	tROH	10	_	10	_	ns	
G Access Time	t _{GLQV}	tGA	_	20	_	20	ns	
G to Data Delay	tGLHDX	tGD	20		20		ns	
Output Buffer Turn-Off Delay Time from G	†GHQZ	tGZ	0	20	0	20	ns	10
G Command Hold Time	tWLGL	tGH	20		20	_	ns	

NOTES:


^{13.} Either tRRH or tRCH must be satisfied for a read cycle.

^{14.} These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in delayed write or read-write cycles.

^{15.} tWCs, tRWD, tCWD, tCPWD, and tAWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if tWCs ≥ tWCs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tCWD (min), tRWD ≥ tRWD (min), tCPWD ≥ tCPWD (min), and tAWD ≥ tAWD (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.




EARLY WRITE CYCLE





MCM514256A•MCM51L4256A 2-94 MOTOROLA DRAM DATA

G CONTROLLED LATE WRITE CYCLE




READ-WRITE CYCLE






FAST PAGE MODE EARLY-WRITE CYCLE



MCM514256A+MCM51L4256A 2-96 MOTOROLA DRAM DATA

FAST PAGE MODE READ-WRITE CYCLE




MOTOROLA DRAM DATA

MCM514256A • MCM51L4256A


2-97

MOTOD010


RAS-ONLY REFRESH CYCLE (W and G are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W, G, and A0 – A8 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



MOTOD010



DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The nine address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (\overline{RAS}) and column address strobe (\overline{CAS}) , into two separate 9-bit address fields. A total of eighteen address bits, nine rows and nine columns, will decode one of the 262,144 bit locations in the device. \overline{RAS} active transition is followed by \overline{CAS} active transition (active = V_{IL}, t_{RCD} minimum) for all read or write cycles. The delay between \overline{RAS} and \overline{CAS} active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an internal RAS signal is available. This gate feature on the external CAS clock enables the internal CAS line as soon as the row address hold time (tpAH) specification is met (and defines tpCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

There are two other variations in addressing the 256K x 4 RAM: RAS-only refresh cycle and CAS before RAS refresh cycle. Both are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: normal random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in ADDRESS-ING THE RAM, with RAS and CAS active transitions latching the desired bit location. The write (W) input level must be high (VIH), tRCS (minimum) before the CAS active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both $\overline{\text{CAS}}$ and output enable $(\overline{\text{G}})$ control read access time: $\overline{\text{CAS}}$ must be active before or at tRCD maximum and $\overline{\text{G}}$ must be active tRAC-tGA (both minimum) after $\overline{\text{RAS}}$ active transition to guarantee valid data out (Q) at tRAC (access time from $\overline{\text{RAS}}$ active transition). If the tRCD maximum is exceeded and/or $\overline{\text{G}}$ active transition does not occur in time, read access time is determined by either the $\overline{\text{CAS}}$ or $\overline{\text{G}}$ clock active transition (tCAC or tGA).

The RAS and CAS clocks must remain active for minimum times of tras and tras, respectively, to complete the read cycle. W must remain high throughout the cycle, and for time trans or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum

time of the to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the \overline{CAS} and \overline{G} clocks are active. When either the \overline{CAS} or \overline{G} clock transitions to inactive, the output will switch to High Z, toff or the inactive transition.

WRITE CYCLE

The DRAM may be written with any of four cycles: early write, late write, page mode early write, and page mode readwrite. Early and late write modes are discussed here, while page mode write operations are covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active $(V|_L)$. Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time twos before \overline{CAS} active transition. Data In (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for thw and tow, respectively, after the start of the early write operation to complete the cycle.

Q remains High Z throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data out buffers disabled, effectively disabling \overline{G} .

A late write cycle (referred to as \overline{G} controlled write) occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, $(t_{RCD} + t_{CWD} + t_{RWL} + t_{T}) \le t_{RAS}$, if timing minimums $(t_{RCD}, t_{RWL}, and t_{T})$ are maintained. D is referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition but Q may be indeterminate — see note 15 of AC Operating Conditions table. Parameters t_{RWL} and t_{CWL} also apply to late write cycles.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except $\overline{\mathbb{W}}$ must remain high for tCWD minimum after the $\overline{\text{CAS}}$ active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 512 column locations on a selected row of the 256K x 4 dynamic RAM. Read access time in page mode (tCAC) is typically half the regular RAS clock access time, tRAC. Page mode operation consists of keeping RAS active while toggling $\overline{\text{CAS}}$ between VIH and VIL. The row is latched by $\overline{\text{RAS}}$ active transition, while each $\overline{\text{CAS}}$ active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum t_{CP} , while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (t_{PC} or t_{PRWC}). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in

MOTOROLA DRAM DATA

MCM514256A • MCM51L4256A

subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tRASP. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM514256A require refresh every 8 milliseconds while refresh time for the MCM51L4256A is 64 milliseconds.

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM514256A and 124.8 microseconds for the MCM51L4256A. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds on the MCM514256A and 64 milliseconds on the MCM514256A.

A normal read, write, or read-write operation to the RAM will refresh all the bits (2048) associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh

counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding CAS active at the end of a read or write cycle, while RAS cycles inactive for tgp and back to active, starts the hidden refresh. This is essentially the execution of a CAS before RAS refresh from a cycle in progress (see Figure 1).

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 512 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of elght CAS before RAS initialization cycles. Test procedure:

- Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- Read the "1"s which were written in step 2 in normal read mode.
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- Read "0"s which were written in step 4 in normal read mode.
- Repeat steps 1 to 5 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



Commercial Temperature Range 0 to 70°C

Full Part Numbers — MCM514256AP70	MCM514256AJ70	MCM514256AJ70R2	MCM514256AZ70
MCM514256AP80	MCM514256AJ80	MCM514256AJ80R2	MCM514256AZ80
MCM51L4256AP70	MCM51L4256AJ70	MCM51L4256AJ70R2	MCM51L4256AZ70
MCM51L4256AP80	MCM51L4256AJ80	MCM51L4256AJ80R2	MCM51L4256AZ80
Indus	trial Temperature Range -	- 40 to + 85°C	
MCM514256APC70	MCM514256AJC70	MCM514256AJC70R2	MCM514256AZC70
MCM514256APC80	MCM514256AJC80	MCM514256AJC80R2	MCM514256AZC80
MCM51L4256APC70	MCM51L426AJC70	MCM51L426AJC70R2	MCM51L4256AZC70
MCM51L4256APC80	MCM51L426AJC80	MCM51L426AJC80B2	MCM51L4256AZC80

NOTE: Low Power Industrial Temperature SOJ device part numbers are one character shorter than corresponding PDIP or ZIP part numbers.

NOTE: For mechanical data, please see Chapter 10.