

M5M416160CJ,TP-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

DESCRIPTION

This is a family of 1048576-word by 16-bit dynamic RAMS, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer metal process combined with twin-well CMOS technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

PIN DESCRIPTION

Pin name	Function
A ₀ ~ A ₁₁	Address inputs
DQ ₁ ~ DQ ₁₆	Data inputs / outputs
RAS	Row address strobe input
UCAS	Upper byte control column address strobe input
LCAS	Lower byte control column address strobe input
W	Write control input
OE	Output enable input
V _{CC}	Power supply (+5.0V)
V _{SS}	Ground (0V)

FEATURES

Type Name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	OE access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
M5M416160CXX-5,-5S	50	13	25	13	90	540
M5M416160CXX-6,-6S	60	15	30	15	110	430
M5M416160CXX-7,-7S	70	20	35	20	130	385

XX=J, TP

- Standard 42 pin SOJ, 50 pin TSOP
- Single 5.0V ± 10% supply
- Low stand-by power dissipation
5.5mW(Max)CMOS Input level
- Low operating power dissipation
M5M416160Cxx-5,-5S 660.0mW (Max)
M5M416160Cxx-6,-6S 525.0mW (Max)
M5M416160Cxx-7,-7S 470.0mW (Max)
- Fast-page mode, Read-modify-write, RAS-only refresh CAS before RAS refresh, Hidden refresh capabilities
- Early-write mode and OE to control output buffer impedance
- All inputs, outputs TTL compatible and low capacitance
- 4096 refresh cycles every 64ms (A₀ ~ A₁₁)
* : Applicable to self refresh version (M5M416160CJ,TP-5S,-6S,-7S :option) only

APPLICATION


Main memory unit for computers, Microcomputer memory, Refresh memory for CRT

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.


M5M416160CJ,TP-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

PIN CONFIGURATION (TOP VIEW)



Outline 42P0N-A (400mil SOJ)



Outline 50P3G-F (400mil TSOP Normal Bend)

NC: NO CONNECTION

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

M5M416160CJ,TP-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

FUNCTION


The M5M416160CJ, TP provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., fast page mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs					Input/Output	
	RAS	LCAS	UCAS	\bar{W}	\bar{OE}	DQ ₁ -DQ ₈	DQ ₉ -DQ ₁₆
Lower byte read	ACT	ACT	NAC	NAC	ACT	DOUT	OPN
Upper byte read	ACT	NAC	ACT	NAC	ACT	OPN	DOUT
Word read	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
Lower byte write	ACT	ACT	NAC	ACT	NAC	DIN	DNC
Upper byte write	ACT	NAC	ACT	ACT	NAC	DNC	DIN
Word write	ACT	ACT	ACT	ACT	NAC	DIN	DIN
RAS-only refresh	ACT	NAC	NAC	DNC	DNC	OPN	OPN
Hidden refresh	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
CAS before RAS refresh	ACT	ACT	ACT	DNC	DNC	OPN	OPN
Stand-by	NAC	DNC	DNC	DNC	DNC	OPN	OPN

Note: ACT: active, NAC: nonactive, DNC: don't care, VLD: valid, IVD: invalid, APD: applied, OPN: open

BLOCK DIAGRAM



M5M416160CJ,TP-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage	With respect to V_{SS}	-1 ~ 7	V
V_I	Input voltage		-1 ~ 7	V
V_O	Output voltage		-1 ~ 7	V
I_O	Output current		50	mA
P_d	Power dissipation	$T_a = 25^\circ\text{C}$	1000	mW
T_{opr}	Operating temperature		0 ~ 70	$^\circ\text{C}$
T_{stg}	Storage temperature		-65 ~ 150	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS

($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5.0	5.5	V
V_{SS}	Supply voltage	0	0	0	V
V_{IH}	High-level input voltage, all inputs	2.4		6.0	V
V_{IL}	Low-level input voltage, all inputs	-1		0.8	V

Note 1: All voltage values are with respect to V_{SS} .

M5M416160CJ,TP-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

ELECTRICAL CHARACTERISTICS

(Ta = 0 ~ 70°C, V_{CC} = 5.0V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter		Test conditions	Limits			Unit
				Min	Typ	Max	
V _{OH}	High-level output voltage		I _{OH} = -5mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage		I _{OL} = 4.2mA	0		0.4	V
I _{OZ}	Off-state output current		Q floating 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μA
I _I	Input current		0V ≤ V _{IN} ≤ 6V, Other inputs pins = 0V	-10		10	μA
I _{CC1(AV)}	Average supply current from V _{CC} operating (Note 3,4,5)	M5M416160C-5,-5S	RAS, CAS cycling			120	mA
		M5M416160C-6,-6S	t _{RC} = t _{WC} = min.			95	
		M5M416160C-7,-7S	output open			85	
I _{CC2}	Supply current from V _{CC} , stand-by (Note 6)		RAS = CAS = V _{IH} , output open			2	mA
			RAS = CAS ≥ V _{CC} - 0.2V			1	
			output open			0.3*	
I _{CC3(AV)}	Average supply current from V _{CC} refreshing (Note 3,5)	M5M416160C-5,-5S	RAS cycling, CAS = V _{IH}			120	mA
		M5M416160C-6,-6S	t _{RC} = min.			95	
		M5M416160C-7,-7S	output open			85	
I _{CC4(AV)}	Average supply current from V _{CC} Fast-page-mode (Note 3,4,5)	M5M416160C-5,-5S	RAS = V _{IL} , CAS cycling			80	mA
		M5M416160C-6,-6S	t _{PC} = min.			70	
		M5M416160C-7,-7S	output open			65	
I _{CC6(AV)}	Average supply current from V _{CC} CAS before RAS refresh mode (Note 3)	M5M416160C-5,-5S	CAS before RAS refresh cycling			120	mA
		M5M416160C-6,-6S	t _{RC} = min.			95	
		M5M416160C-7,-7S	output open			85	
I _{CC8(AV)*}	Average supply current from V _{CC} Extended-refresh cycle (Note 6)	M5M416160C (S)	Stand-by: RAS ≥ V _{CC} - 0.2V CAS ≥ V _{CC} - 0.2V or CAS ≤ 0.2V CAS before RAS refresh: RAS cycling CAS ≤ 0.2V or CAS before RAS refresh cycling W ≤ 0.2V or ≥ V _{CC} - 0.2V OE ≤ 0.2V or ≥ V _{CC} - 0.2V A ₀ ~ A ₁₁ ≤ 0.2V or ≥ V _{CC} - 0.2V DQ = open, t _{RC} = 125 μs, t _{RAS} = t _{RASmin} ~ 1 μs			600	μA
I _{CC9(AV)*}	Average supply current from V _{CC} Self-refresh cycle	M5M416160C (S)	RAS = CAS ≤ 0.2V			400	μA

Note 2: Current flowing into an IC is positive, out is negative.

3: I_{CC1(AV)}, I_{CC3(AV)} and I_{CC4(AV)} are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: I_{CC1(AV)} and I_{CC4(AV)} are dependent on output loading. Specified values are obtained with the output open.

5: Column Address can be changed once or less while RAS = V_{IL} and LCAS/UCAS = V_{IH}.

CAPACITANCE

(Ta = 0 ~ 70°C, V_{CC} = 5.0V ± 10%, V_{SS} = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _{I(A)}	Input capacitance, address inputs	V _I = V _{SS} f = 1MHz V _I = 25mVrms			5	pF
C _{I(OE)}	Input capacitance, OE input				7	pF
C _{I(W)}	Input capacitance, write control input				7	pF
C _{I(RAS)}	Input capacitance, RAS input				7	pF
C _{I(CAS)}	Input capacitance, CAS input				7	pF
C _{I/O}	Input/Output capacitance, data ports				7	pF

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

M5M416160CJ,TP-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

SWITCHING CHARACTERISTICS

(Ta = 0 ~ 70°C, V_{CC} = 5.0V ± 10%, V_{SS} = 0V, unless otherwise noted, see notes 6, 13, 14)

Symbol	Parameter	Limits						Unit
		M5M416160C-5,-5S		M5M416160C-6,-6S		M5M416160C-7,-7S		
		Min	Max	Min	Max	Min	Max	
t _{CAC}	Access time from $\overline{\text{CAS}}$ (Note 7, 8)		13		15		20	ns
t _{RAC}	Access time from $\overline{\text{RAS}}$ (Note 7, 9)		50		60		70	ns
t _{AA}	Column address access time (Note 7, 10)		25		30		35	ns
t _{CPA}	Access time from $\overline{\text{CAS}}$ precharge (Note 7, 11)		30		35		40	ns
t _{OEa}	Access time from $\overline{\text{OE}}$ (Note 7)		13		15		20	ns
t _{CLZ}	Output low impedance time from $\overline{\text{CAS}}$ low (Note 7)	5		5		5		ns
t _{OFF}	Output disable time after $\overline{\text{CAS}}$ high (Note 12)	0	13	0	15	0	15	ns
t _{OEZ}	Output disable time after $\overline{\text{OE}}$ high (Note 12)	0	13	0	15	0	15	ns

Note 6: An initial pause of 500 μ s is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a $\overline{\text{RAS}}$ clock such as $\overline{\text{RAS}}$ -Only refresh).

Note the $\overline{\text{RAS}}$ may be cycled during the initial pause. And any 8 $\overline{\text{RAS}}$ or $\overline{\text{RAS/CAS}}$ cycles are required after prolonged periods (greater than 64ms) of $\overline{\text{RAS}}$ inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to V_{OH} = 2.4V (I_{OH} = -5mA) / V_{OL} = 0.4V (I_{OL} = 4.2mA) load 100pF.

The reference levels for measuring of output signals are 2.0V (V_{OH}) and 0.4V (V_{OL}).

8: Assumes that t_{RCD} ≥ t_{RCD(max)} and t_{ASC} ≥ t_{ASC(max)}.

9: Assumes that t_{RCD} ≤ t_{RCD(max)} and t_{RAD} ≤ t_{RAD(max)}. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by amount that t_{RCD} exceeds the value shown.

10: Assumes that t_{RAD} ≥ t_{RAD(max)} and t_{ASC} ≤ t_{ASC(max)}.

11: Assumes that t_{CP} ≤ t_{CP(max)} and t_{ASC} ≥ t_{ASC(max)}.

12: t_{OFF(max)} and t_{OEZ(max)} defines the time at which the output achieves the high impedance state (I_{OUT} ≤ | ± 10 μ A |) and is not reference to V_{OH(min)} or V_{OL(max)}.

M5M416160CJ,TP-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast-Page Mode Cycles)

(Ta = 0 ~ 70°C, V_{CC} = 5.0V ± 10%, V_{SS} = 0V, unless otherwise noted. see notes 13, 14)

Symbol	Parameter	Limits						Unit
		M5M416160C-5,-5S		M5M416160C-6,-6S		M5M416160C-7,-7S		
		Min	Max	Min	Max	Min	Max	
t _{REF}	Refresh cycle time		64		64		64	ms
t _{REF} [*]	Refresh cycle time		128		128		128	ms
t _{RP}	RAS high pulse width	30		40		50		ns
t _{RCD}	Delay time, RAS low to CAS low (Note 15)	18	37	20	45	20	50	ns
t _{CRP}	Delay time, CAS high to RAS low	10		10		10		ns
t _{RPC}	Delay time, RAS high to CAS low	0		0		0		ns
t _{CPN}	CAS high pulse width	10		10		10		ns
t _{RAD}	Column address delay time from RAS low (Note 16)	13	25	15	30	15	35	ns
t _{ASR}	Row address setup time before RAS low	0		0		0		ns
t _{ASC}	Column address setup time before CAS low (Note 17)	0	10	0	10	0	10	ns
t _{RAH}	Row address hold time after RAS low	8		10		10		ns
t _{CAH}	Column address hold time after CAS low	13		15		15		ns
t _{DZC}	Delay time, data to CAS low (Note 18)	0		0		0		ns
t _{DZO}	Delay time, data to OE low (Note 18)	0		0		0		ns
t _{CDD}	Delay time, CAS high to data (Note 19)	13		15		15		ns
t _{ODD}	Delay time, OE high to data (Note 19)	13		15		15		ns
t _T	Transition time (Note 20)	1	50	1	50	1	50	ns

Note 13: The timing requirements are assumed t_T = 5ns.

14: V_{IH(min)} and V_{IL(max)} are reference levels for measuring timing of input signals.

15: t_{RCD(max)} is specified as a reference point only. If t_{RCD} is less than t_{RCD(max)}, access time is t_{RAC}. If t_{RCD} is greater than t_{RCD(max)}, access time is controlled exclusively by t_{CAC} or t_{AA}. t_{RCD(min)} is specified as t_{RCD(min)} = t_{RAH(min)} + 2 t_T + t_{ASC(min)}.

16: t_{RAD(max)} is specified as a reference point only. If t_{RAD} ≥ t_{RAD(max)} and t_{ASC} ≤ t_{ASC(max)}, access time is controlled exclusively by t_{AA}.

17: t_{ASC(max)} is specified as a reference point only. If t_{RCD} ≥ t_{RCD(max)} and t_{ASC} ≥ t_{ASC(max)}, access time is controlled exclusively by t_{CAC}.

18: Either t_{DZC} or t_{DZO} must be satisfied.

19: Either t_{CDD} or t_{ODD} must be satisfied.

20: t_T is measured between V_{IH(min)} and V_{IL(max)}.

Read and Refresh Cycles

Symbol	Parameter	Limits						Unit
		M5M416160C-5,-5S		M5M416160C-6,-6S		M5M416160C-7,-7S		
		Min	Max	Min	Max	Min	Max	
t _{RC}	Read cycle time	90		110		130		ns
t _{RAS}	$\overline{\text{RAS}}$ low pulse width	50	10000	60	10000	70	10000	ns
t _{CAS}	$\overline{\text{CAS}}$ low pulse width	13	10000	15	10000	20	10000	ns
t _{CSH}	CAS hold time after RAS low	50		60		70		ns
t _{RSH}	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ low	13		15		20		ns
t _{RCS}	Read setup time before $\overline{\text{CAS}}$ low	0		0		0		ns
t _{RCH}	Read hold time after $\overline{\text{CAS}}$ high (Note 21)	0		0		0		ns
t _{RRH}	Read hold time after $\overline{\text{RAS}}$ high (Note 21)	10		10		10		ns
t _{RAL}	Column address to $\overline{\text{RAS}}$ hold time	25		30		35		ns
t _{OCH}	$\overline{\text{CAS}}$ hold time after $\overline{\text{OE}}$ low	13		15		20		ns
t _{ORH}	RAS hold time after OE low	13		15		20		ns

Note 21: Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

M5M416160CJ,TP-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Write Cycle (Early Write and Delayed Write)

Symbol	Parameter	Limits						Unit
		M5M416160C-5,-5S		M5M416160C-6,-6S		M5M416160C-7,-7S		
		Min	Max	Min	Max	Min	Max	
t _{WC}	Write cycle time	90		110		130		ns
t _{RAS}	RAS low pulse width	50	10000	60	10000	70	10000	ns
t _{CAS}	CAS low pulse width	13	10000	15	10000	20	10000	ns
t _{CSH}	CAS hold time after RAS low	50		60		70		ns
t _{RSH}	RAS hold time after CAS low	13		15		20		ns
t _{WCS}	Write setup time before CAS low (Note 23)	0		0		0		ns
t _{WCH}	Write hold time after CAS low	8		10		15		ns
t _{CWL}	CAS hold time after W low	13		15		20		ns
t _{RWL}	RAS hold time after W low	13		15		20		ns
t _{WP}	Write pulse width	8		10		15		ns
t _{DS}	Data setup time before CAS low or W low	0		0		0		ns
t _{DH}	Data hold time after CAS low or W low	10		15		15		ns
t _{OEh}	OE hold time after W low	13		15		20		ns

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits						Unit
		M5M416160C-5,-5S		M5M416160C-6,-6S		M5M416160C-7,-7S		
		Min	Max	Min	Max	Min	Max	
t _{RWC}	Read write/read modify write cycle time (Note 22)	131		155		180		ns
t _{RAS}	\overline{RAS} low pulse width	91	10000	105	10000	120	10000	ns
t _{CAS}	\overline{CAS} low pulse width	54	10000	60	10000	70	10000	ns
t _{CSH}	CAS hold time after RAS low	91		105		120		ns
t _{RSH}	\overline{RAS} hold time after \overline{CAS} low	54		60		70		ns
t _{RCS}	Read setup time before \overline{CAS} low	0		0		0		ns
t _{CWD}	Delay time, \overline{CAS} low to \overline{W} low (Note 23)	36		40		45		ns
t _{RWD}	Delay time, \overline{RAS} low to \overline{W} low (Note 23)	73		85		95		ns
t _{AWD}	Delay time, address to W low (Note 23)	48		55		60		ns
t _{CWL}	\overline{CAS} hold time after \overline{W} low	13		15		20		ns
t _{RWL}	RAS hold time after W low	13		15		20		ns
t _{WP}	Write pulse width	8		10		10		ns
t _{DS}	Data setup time before \overline{W} low	0		0		0		ns
t _{DH}	Data hold time after \overline{W} low	10		10		15		ns
t _{OE_H}	\overline{OE} hold time after \overline{W} low	13		15		15		ns

Note 22: t_{RWC} is specified as $t_{RWC}(\min) = t_{RAC}(\max) + t_{ODD}(\min) + t_{RWL}(\min) + t_{RP}(\min) + 5t_r$.

Note 23: t_{WCS} , t_{CWD} , t_{RWD} and t_{AWD} are specified as reference points only. If $t_{WCS} \geq t_{WCS}(\min)$ the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$, $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CPWD} \geq t_{CPWD}(\min)$ (for fast page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) of the DQ (at access time and until \overline{CAS} or \overline{OE} goes back to V_{IH}) is indeterminate.

M5M416160CJ,TP-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Fast Page Mode Cycle (Read, Early Write, Read-Write, Read-Modify-Write Cycle)

(Note 24)

Symbol	Parameter	Limits						Unit
		M5M416160C-5,-5S		M5M416160C-6,-6S		M5M416160C-7,-7S		
		Min	Max	Min	Max	Min	Max	
t _{PC}	Fast page mode read/write cycle time	35		40		45		ns
t _{PRWC}	Fast page mode read write/read modify write cycle time	76		85		95		ns
t _{RAS}	RAS low pulse width for read write cycle (Note 25)	85	125000	100	125000	115	125000	ns
t _{CP}	CAS high pulse width (Note 26)	8	15	10	15	10	15	ns
t _{CPRH}	RAS hold time after CAS precharge	30		35		40		ns
t _{CPWD}	Delay time, CAS precharge to W low (Note 23)	53		60		65		ns

Note 24: All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.

25: t_{RAS(min)} is specified as two cycles of CAS input are performed.

26: t_{CP(max)} is specified as a reference point only.

CAS before RAS Refresh Cycle

(Note 27)

Symbol	Parameter	Limits						Unit
		M5M416160C-5,-5S		M5M416160C-6,-6S		M5M416160C-7,-7S		
		Min	Max	Min	Max	Min	Max	
t _{CSR}	$\overline{\text{CAS}}$ setup time before $\overline{\text{RAS}}$ low	10		10		10		ns
t _{CHR}	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	10		10		15		ns

Note 27: Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

SELF REFRESH SPECIFICATIONS

Self refresh devices are denoted by "S" after speed item, like -5S/-6S/-7S. The other characteristics and requirements than the below are same as normal devices.

TIMING REQUIREMENTS

(Ta = 0 ~ 70°C, V_{CC} = 5.0V ± 10%, V_{SS} = 0V, unless otherwise noted, see notes 13, 14)

Symbol	Parameter	Limits						Unit
		M5M416160C-5S		M5M416160C-6S		M5M416160C-7S		
		Min	Max	Min	Max	Min	Max	
t _{RASS}	Self refresh RAS low pulse width	100		100		100		μs
t _{RPS}	Self refresh RAS high precharge time	90		110		130		ns
t _{CHS}	Self refresh RAS hold time	-50		-50		-50		ns


M5M416160CJ,TP-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

SELF REFRESH ENTRY & EXIT CONDITIONS

1. In case of distributed refresh

The last / first full refresh cycles (4K) must be made within t_{NS} / t_{SN} before / after self refresh, on the condition of $t_{NS} \leq 64\text{ms}$ and $t_{SN} \leq 64\text{ms}$.



2. In case of burst refresh

The last / first full refresh cycles (4K) must be made within t_{NS} / t_{SN} before / after self refresh, on the condition of $t_{NS} + t_{SN} \leq 64\text{ms}$.




M5M416160CJ,TP-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Timing Diagrams Read Cycle


(Note 28)



Note 28



Indicates the don't care input.
 $V_{IH}(\min.) \leq V_{IN} \leq V_{IH}(\max.)$ or $V_{IL}(\min.) \leq V_{IN} \leq V_{IL}(\max.)$



Indicates the invalid output.



Indicates the skew of the two inputs.

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


The timing diagram illustrates the relationship between various control and data signals for the 64K1602 device. The signals shown are:

- RAS**: Row Address Strobe. Timing parameters include t_{RAS} (pulse width), t_{RSH} (setup time before CAS), and t_{RTP} (return time to high after pulse).
- UCAS** (or **LCAS**): Column Address Strobe (or Latch Enable). Timing parameters include t_{CRP} (setup time before RAS), t_{CD} (delay from RAS to output), t_{CSH} (setup time before RAS), t_{CAS} (pulse width), t_{CPN} (time from RAS to output), t_{CAH} (hold time after RAS), t_{RPC} (setup time before RAS), and t_{CRP} (return time to high after pulse).
- LCAS** (or **UCAS**): Row Address Strobe (or Latch Enable). Timing parameters include t_{RAD} (setup time before RAS), t_{RAL} (hold time after RAS), t_{RPC} (setup time before RAS), and t_{CRP} (return time to high after pulse).
- A0~A11**: Address bus. It shows **ROW ADDRESS** and **COLUMN ADDRESS** phases. Timing parameters include t_{ASR} (setup time before RAS), t_{RAH} (hold time after RAS), t_{ASC} (time from RAS to output), t_{RCS} (setup time before RAS), t_{RCH} (hold time after RAS), and t_{RRH} (return time to high after pulse).
- W**: Write Strobe. Timing parameters include t_{RCS} (setup time before RAS) and t_{RCH} (hold time after RAS).
- DQ1-DQ8** (or **DQ9-DQ16**): Data bus. It shows **INPUTS** and **OUTPUTS**. Timing parameters include t_{DZC} (setup time before RAS), t_{CAC} (time from RAS to output), t_{CD} (delay from RAS to output), t_{DZ} (setup time before RAS), t_{AA} (time from RAS to output), t_{CLZ} (time from RAS to output), t_{AC} (time from RAS to output), t_{OEZ} (time from RAS to output), t_{OD} (time from RAS to output), t_{OE} (time from RAS to output), t_{CH} (time from RAS to output), and t_{ORH} (return time to high after pulse).
- OE**: Output Enable. Timing parameters include t_{OEZ} (time from RAS to output), t_{OD} (time from RAS to output), t_{OE} (time from RAS to output), t_{CH} (time from RAS to output), and t_{ORH} (return time to high after pulse).

M5M416160CJ,TP-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Write Cycle (Early Write)



M5M416160CJ,TP-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Upper / (Lower) Byte Write Cycle (Early Write)



M5M416160CJ,TP-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Write Cycle (Delayed Write)




FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

[illegible]

M5M416160CJ,TP-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Read-Upper / (Lower) Write, Read-Modify-Upper / (Lower) Write Cycle



M5M416160CJ,TP-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


$\overline{\text{RAS}}$ -only Refresh Cycle



M5M416160CJ,TP-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


CAS before RAS Refresh Cycle, Extended Refresh Cycle*



M5M416160CJ,TP-5,-6,-7,-5S,-6S,-7S


FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Upper / (Lower) $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh Cycle, Extended Refresh Cycle*




FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

(Note 29)



FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

(Note 29)



23

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

The diagram illustrates the timing relationships for the 64K1602 DRAM. It shows the sequence of operations: Row Address Strobe (RAS), Column Address Strobe (UCAS/LCAS), Address (A0~A11), Write Enable (W), Data Inputs, Data Bus (DQ1~DQ16), and Output Enable (OE). The timing parameters are defined as follows:

- RAS:** t_{RAS} (total duration), t_{RSH} (setup time), t_{RCH} (hold time).
- UCAS/LCAS:** t_{UCAS} (total duration), t_{UCASL} (low pulse width), t_{UCASH} (high pulse width), t_{UCASLH} (low-to-high transition time), t_{UCASHL} (high-to-low transition time).
- Address (A0~A11):** t_{AA} (address setup time), t_{AHL} (address hold time), t_{AHLH} (address hold time after high-to-low transition).
- Write Enable (W):** t_{WHL} (write enable low pulse width), t_{WHLH} (write enable low-to-high transition time), t_{WHLH} (write enable high-to-low transition time).
- Data Inputs:** t_{DZC} (data input setup time), t_{DZC} (data input hold time), t_{DZC} (data input setup time after high-to-low transition).
- Data Bus (DQ1~DQ16):** t_{DZC} (data input setup time), t_{DZC} (data input hold time), t_{DZC} (data input setup time after high-to-low transition).
- Output Enable (OE):** t_{OEZ} (output enable setup time), t_{OEZ} (output enable hold time), t_{OEZ} (output enable setup time after high-to-low transition).

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

The diagram illustrates the timing relationships for the 64K1602 DRAM. It includes signals for Row Address Strobe (RAS), Column Address Strobe (UCAS/LCAS), Address (A0~A11), Write Enable (W), Data Inputs/Outputs (DQ1-DQ8, DQ9-DQ16), and Output Enable (OE). Various timing parameters are defined, such as t_{CSH} (RAS setup), t_{PC} (RAS pulse width), t_{CPRH} (RAS hold), t_{RSH} (RAS to RAS delay), t_{RPC} (RAS to RAS delay), t_{CRP} (RAS to RAS delay), t_{RCD} (RAS to CAS delay), t_{CAS} (CAS pulse width), t_{CP} (CAS pulse width), t_{RCH} (RAS to RAS delay), t_{RCS} (RAS to RAS delay), t_{AA} (RAS to RAS delay), t_{RRH} (RAS to RAS delay), t_{DZC} (Data Z to Data Z delay), t_{CDD} (Data Z to Data Z delay), t_{CAC} (Data Z to Data Z delay), t_{OFF} (Data Z to Data Z delay), t_{CLZ} (Data Z to Data Z delay), t_{CPA} (Data Z to Data Z delay), t_{TORH} (Data Z to Data Z delay), t_{OEZ} (Data Z to Data Z delay), t_{DZO} (Data Z to Data Z delay), t_{OEA} (Data Z to Data Z delay), t_{TODD} (Data Z to Data Z delay), and t_{TOCH} (Data Z to Data Z delay).


FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

[illegible]

M5M416160CJ,TP-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Fast Page Mode Write Cycle (Delayed Write)



M5M416160CJ,TP-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Fast Page Mode Upper / (Lower) Byte Write Cycle (Delayed Write)




FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

[illegible]

M5M416160CJ,TP-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Fast Page Mode Read-Upper / (Lower) Write, Read-Modify-Upper / (Lower) Write Cycle



M5M416160CJ,TP-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Self Refresh Cycle*



M5M416160CJ,TP-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Upper / (Lower) Self Refresh Cycle*

