

3Q)

$$V_{TN} = |V_{TP}| = 0.3V$$

$$V_{DD} = 1.2V$$

a) which one consumes static power?  
at high input?

→  $(i), (ii), (iii)$

# CMOS (iv), has no current flow  
due to presence of a PMOS (at OFF  
state)

# Another case, since NMOS is ON  
current flows  $\Rightarrow$  static power consumed

---

b) Static power at low input?

$\Rightarrow$  None

→ No current is drawn, since ~~PMOS~~  
NMOS are off state in every case

---

(c)  $V_{OH} = 1.2V$ ?

$(i) \quad (ii) \quad (iv)$

$\Rightarrow$  (i) MOS is off  $\Rightarrow$  no current

$$\Rightarrow \boxed{V_{out} = 1.2V} \quad \checkmark$$

$\Rightarrow$  (ii) NMOS at bottom requires

no current  $\Rightarrow V_{GS} - V_T = 0$  (of top NMOS)

$$\Rightarrow \boxed{V_{out} = 0.9V} \quad \times$$

$\Rightarrow$  (iii) No current a bottom

$$V_{GS} = V_T = 0V$$

$$\Rightarrow \boxed{V_S = V_{out} = 1.2V} \quad \checkmark$$

$\Rightarrow$  (iv) NMOS is open  $\Rightarrow$

no current is allowed

$$\Rightarrow \boxed{V_{out} = 1.2V} \quad \checkmark$$

(d)  $V_{OL} = 0V$  ?

(iV)

Reason: Since both

For i, ii, iii  $\Rightarrow$  current is drawn

$\Rightarrow$  ~~to~~  $V_{out}$  is found by voltage

divider network  $\Rightarrow$  Hence  $V_{out} \neq 0$

# For CMOS:

PMOS is open

$\Rightarrow V_{out} = 0$

---

(e) (i) (ii) (iii)

All except CMOS are dependent  
on size of devices